index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
nvidia
/
tegra124
/
uart.c
Age
Commit message (
Expand
)
Author
2017-09-23
mb/*/*: Remove rtc nvram configurable baud rate
Arthur Heymans
2017-07-13
Rename __attribute__((packed)) --> __packed
Stefan Reinauer
2016-02-21
soc/*: fix uart's regwidth specification in cbtables
Patrick Georgi
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2015-04-21
arm(64): Manually clean up the mess left by write32() transition
Julius Werner
2015-04-21
arm(64): Globally replace writel(v, a) with write32(a, v)
Julius Werner
2015-04-21
arm(64): Replace write32() and friends with writel()
Julius Werner
2015-04-17
uart: pass register width in the coreboot table
Vadim Bendebury
2015-04-08
tegra124: Change all SoC headers to <soc/headername.h> system
Julius Werner
2014-10-16
uarts: 32/64 cleanup
Ronald G. Minnich
2014-09-13
tegra124/nyan: display, clock, and other updates
Julius Werner
2014-09-08
tegra124: return the UART base address based on index
Isaac Christensen
2014-08-29
tegra124: add custom uart
Gabe Black