summaryrefslogtreecommitdiff
path: root/src/soc/mediatek/mt8192/pll.c
AgeCommit message (Expand)Author
2021-10-05src/soc to src/superio: Fix spelling errorsMartin Roth
2021-01-28soc/mediatek/mt8192: Add function to raise the CCI frequencyWeiyi Lu
2020-12-16soc/mediatek/mt8192: Keep CONN MCU in reset stateWeiyi Lu
2020-12-16soc/mediatek/mt8192: Enable DCMmtk15698
2020-12-16soc/mediatek/mt8192: Initialize audio pll tuner frequencyWeiyi Lu
2020-10-09soc/mediatek: Add function to measure clock frequency of MT8192Weiyi Lu
2020-10-08soc/mediatek: Add function to raise the CPU frequency of MT8192Weiyi Lu
2020-08-12soc/mediatek/mt8192: Add PLL and clock init supportWeiyi Lu