aboutsummaryrefslogtreecommitdiff
path: root/src/soc/mediatek/mt8192/dramc_pi_basic_api.c
AgeCommit message (Expand)Author
2021-01-28soc/mediatek/mt8192: Implement dram all channel calibrationHuayang Duan
2021-01-19soc/mediatek/mt8192: Add dramc ac timing settingHuayang Duan
2021-01-19soc/mediatek/mt8192: Get DDR base information after calibrationHuayang Duan
2020-12-31soc/mediatek/mt8192: Add DDR mode register initHuayang Duan
2020-12-31soc/mediatek/mt8192: Do dramc duty calibrationHuayang Duan
2020-12-31soc/mediatek/mt8192: Add dramc 8 phase calibrationHuayang Duan
2020-12-31soc/mediatek/mt8192: Update initial settings of dramcHuayang Duan
2020-12-29soc/mediatek/mt8192: Implement dramc base settings for each frequencyHuayang Duan
2020-12-28soc/mediatek/mt8192: Do dramc pre-settings before calibrationHuayang Duan
2020-12-16soc/mediatek/mt8192: Do the dramc pinmux selectionHuayang Duan
2020-12-16soc/mediatek/mt8192: Do dramc init settingsHuayang Duan