summaryrefslogtreecommitdiff
path: root/src/soc/mediatek/common/dsi.c
AgeCommit message (Expand)Author
2020-03-18soc: Remove copyright noticesPatrick Georgi
2020-02-17soc/mediatek: dsi: Correct bits_per_pixel for MIPI_DSI_FMT_RGB666Yu-Ping Wu
2020-02-17soc/mediatek: dsi: reduce the hbp and hfp for phy timingJitao Shi
2020-02-17soc/mediatek: dsi: Increase pcw precisionYu-Ping Wu
2019-12-04Change all clrsetbits_leXX() to clrsetbitsXX()Julius Werner
2019-10-23soc/mediatek/mt8183: add dphy reset after setting lanes numberJitao Shi
2019-10-23soc/mediatek/mt8183: fine tune the phy timingJitao Shi
2019-08-15soc/mediatek: Change DSI init commands to take flexible length arrayHung-Te Lin
2019-08-15soc/mediatek/mt8183: Add DSI driverHung-Te Lin
2019-08-15soc/mediatek: dsi: Support sending MIPI init commandsHung-Te Lin
2019-08-15soc/mediatek: dsi: Refactor video timing calculationHung-Te Lin
2019-08-14soc/mediatek: dsi: Refactor PHY timing calculationHung-Te Lin
2019-08-13soc/mediatek: dsi: Refactor MIPI TX configurationHung-Te Lin
2019-08-13soc/mediatek: dsi: Unify format to bpp conversionHung-Te Lin
2019-08-13soc/mediatek: Create common DSI driver from mt8173Hung-Te Lin