summaryrefslogtreecommitdiff
path: root/src/soc/intel
AgeCommit message (Expand)Author
2021-06-16soc/intel/denverton_ns: Remove SOC specific FSP location overridesArthur Heymans
2021-06-16soc/intel/xeon_sp/cpx: Move MSR Locks to CPU init and fix themArthur Heymans
2021-06-16soc/intel/alderlake/romstage: Update display UPDs based on InternalGfxSubrata Banik
2021-06-16soc/intel/alderlake: Make use of is_devfn_enabled() functionSubrata Banik
2021-06-16soc/intel/elkhartlake: Make use of is_devfn_enabled()Subrata Banik
2021-06-16soc/intel/tigerlake: Make use of is_devfn_enabled() functionSubrata Banik
2021-06-16soc/intel/jasperlake: Make use of is_devfn_enabled() functionSubrata Banik
2021-06-16soc/intel/cannonlake: Make use of is_devfn_enabled() functionSubrata Banik
2021-06-16soc/intel/apollolake: Make use of is_devfn_enabled() functionSubrata Banik
2021-06-14ACPI: Refactor use of global and device NVSKyösti Mälkki
2021-06-14soc/intel/broadwell/pch: Drop device NVS remaindersAngel Pons
2021-06-14soc/intel/broadwell/pch: Replace ACPI device NVSAngel Pons
2021-06-14soc/intel/broadwell: Re-do SerialIO UART console supportAngel Pons
2021-06-14soc/intel/common/block/uart: Fix resources in ACPI modePatrick Rudolph
2021-06-14util: Add DDR4 generic SPD for MT40A512M16TB-062E:RWisley Chen
2021-06-12arch/x86/ioapic: Add get_ioapic_id() and get_ioapic_version()Kyösti Mälkki
2021-06-11soc/intel/{common,alderlake}: Use generic name "Alderlake Platform"Sridhar Siricilla
2021-06-11soc/intel/elkhartlake: Update FSP-S FuSa related settingsLean Sheng Tan
2021-06-11soc/intel/elkhartlake: Update FSP-S PM & Thermal related configsLean Sheng Tan
2021-06-10soc/intel/elkhartlake: Fix gpio_soc_defs.h variable typoLean Sheng Tan
2021-06-10soc/intel/elkhartlake: Use FSP from FSP repo by defaultLean Sheng Tan
2021-06-10soc/intel/tigerlake: Move MAX_CPUS to KconfigAndy Pont
2021-06-10soc/intel/tigerlake: Hook up FSP repositoryFelix Singer
2021-06-08soc/intel/alderlake/romstage: Drop ineffective FSP-M UPD `ChHashMask`Subrata Banik
2021-06-08soc/intel/common: Update CrashLog data length trackingFrancois Toguo Fotso
2021-06-08acpi: rework BERT ACPI table generation logicFelix Held
2021-06-08soc/intel/alderlake: Set SaIpuEnable UPD according to devicetreeTim Wawrzynczak
2021-06-08soc/intel: Add Alder Lake's GT device IDSridhar Siricilla
2021-06-08soc/intel/alderlake: Correct TCSS XHCI Port status offsetSridhar Siricilla
2021-06-07cpu/x86: Default to PARALLEL_MP selectedKyösti Mälkki
2021-06-07soc/intel/adl: Add SKU specific power limits supportSumeet Pawnikar
2021-06-07acpi: rename acpi_soc_fill_bert and add return valueFelix Held
2021-06-07soc/intel/alderlake: Update ACPI device ID of IOMMaulik V Vaghela
2021-06-07soc/intel/broadwell/pch: Drop P_LVLx support in FADTAngel Pons
2021-06-07soc/intel: Drop unused lpss functionsFurquan Shaikh
2021-06-07soc/intel/alderlake: Set Base Addresses for TBT DMA remapping enginesSridhar Siricilla
2021-06-05soc/intel/alderlake: Add IDE-R and KT device into chipset.cbSubrata Banik
2021-06-04soc/intel/alderlake: Add PMC ACPI interfaceTim Wawrzynczak
2021-06-04src/intel/xeon_sp: add hardware error support (HEST)Rocky Phagura
2021-06-04intel/common/block: Move mainboard api to tcss common blockDeepti Deshatty
2021-06-04soc/intel/elkhartlake: Update FSP-S storage related configsLean Sheng Tan
2021-06-04soc/intel/elkhartlake: Update FSP-S UPD RP & USB related configsLean Sheng Tan
2021-06-04soc/intel/elkhartlake: Update FSP-S UPD configs for graphic & chipsetLean Sheng Tan
2021-06-03soc/intel/alderlake: Add new memory parts for ADL boardsAmanda Huang
2021-06-01acpi: drop unused parameter from acpi_soc_fill_bertFelix Held
2021-06-01soc/intel/elkhartlake: Update FSP-S UPD LPSS related configsTan, Lean Sheng
2021-05-30soc/intel/alderlake: Add placeholder SPD fileTim Wawrzynczak
2021-05-30soc/intel/elkhartlake: Update FADT tableTan, Lean Sheng
2021-05-30soc/intel/elkhartlake: Update FSP-M UPD related configsTan, Lean Sheng
2021-05-27soc/intel/tigerlake: Return TBT PowerResource from PR0 and PR3John Zhao
2021-05-26soc/intel/alderlake: Update soundwire master countSugnan Prabhu S
2021-05-26soc/intel/common: Implement TBT firmware authentication validity checkJohn Zhao
2021-05-26soc/intel/alderlake: Add validity for TBT firmware authenticationJohn Zhao
2021-05-26soc/intel/tigerlake: Add validity for TBT firmware authenticationJohn Zhao
2021-05-26soc/intel/elkhartlake: Minor fix for SCS & XHCI devices in ACPITan, Lean Sheng
2021-05-26soc/intel/elkhartlake: Update SA & IGD DIDs TableTan, Lean Sheng
2021-05-26soc/intel/common/block/smbus: Use `pci_dev_read_resources()` in read resourcesPaul Menzel
2021-05-26qemu-q35,xeon_sp: Drop HAVE_SMI_HANDLER conditional with smm-classAngel Pons
2021-05-25soc/intel/alderlake: Fix SA_DEVFN_CPU_PCIE6_*Tim Wawrzynczak
2021-05-22util/spd_tools/lp4x: Add new memory part to to global memory definitionDtrain Hsu
2021-05-21soc/intel/common: Add Alder Lake device IDsSumeet R Pawnikar
2021-05-21soc/intel/common: Add function to lpc_lib to return PIRQ routingTim Wawrzynczak
2021-05-20soc/intel/xeon_sp: Skip locking down TXT related registersArthur Heymans
2021-05-20soc/intel/broadwell: Use Lynx Point IOBP codeAngel Pons
2021-05-20soc/intel/xeon_sp: Remove superfluous printkArthur Heymans
2021-05-20baytrail: Factor out INT15 handlerAngel Pons
2021-05-18soc/intel/alderlake: Add handling of GPIO_COM3 in gpio.aslMaulik V Vaghela
2021-05-18cpu/x86: Only include smm code if CONFIG_HAVE_SMI_HANDLER=yArthur Heymans
2021-05-18intelblocks/gpio: Add NAVFWE bit to PAD_CFG_DW0 mask definitionMaulik V Vaghela
2021-05-18soc/intel/alderlake: mb/intel/sm: Add tcss codeDeepti Deshatty
2021-05-16soc/intel/alderlake: Update meminit code due to upd changes FSP 2147 onwardsBora Guvendik
2021-05-16vendorcode/intel/fsp: Add Alder Lake FSP headers for FSP v2162_00Ronak Kanabar
2021-05-14soc/intel/tigerlake: Allow devicetree to fill UPD related to TCSS OCNick Vaccaro
2021-05-14soc/intel/alderlake: Update CPU and IGD Device IDsMaulik V Vaghela
2021-05-14soc/intel/alderlake: Add known GPIO virtual wire informationDeepti Deshatty
2021-05-14soc/intel/alderlake: Add known CPU Port IDs for GPIO communitiesDeepti Deshatty
2021-05-14soc/intel/alderlake: Add IOM PCR PIDDeepti Deshatty
2021-05-13src: Match array format in function declarations and definitionsPatrick Georgi
2021-05-11docs: correct and rewrite documentation regarding n/c / unused padsMichael Niewöhner
2021-05-10src: Drop "This file is part of the coreboot project" linesAngel Pons
2021-05-10soc/intel/cannonlake: Merge soc_memory_init_params() into its callerFelix Singer
2021-05-10soc/intel/skylake: Set proper defaults in chipset devicetreeFelix Singer
2021-05-10soc/intel/adl: Allow mainboard to fill CmdMirror and DqDqsRetrainingMaulik V Vaghela
2021-05-07soc/intel/{adl,tgl,jsl}: Enable power button smi after BS_CHIPS_EXITKane Chen
2021-05-07soc/intel/{adl,tgl,jsl}: Add smihandler_soc_disable_busmasterKane Chen
2021-05-06src: Retype option API to use unsigned integersAngel Pons
2021-05-06Revert "soc/intel/xeon_sp: Fix devices list in the DMAR DRHD structure"Arthur Heymans
2021-05-06soc/intel/tgl,mb/google/volteer: Add API for Type-C aux bias padsTim Wawrzynczak
2021-05-06soc/intel/tigkerlake: Add IOM PCR PIDTim Wawrzynczak
2021-05-06soc/intel/tigerlake: Add known CPU Port IDs for GPIO communitiesTim Wawrzynczak
2021-05-06soc/intel/common: Add CPU Port ID field to GPIO communitiesTim Wawrzynczak
2021-05-06soc/intel/tigerlake: Add known GPIO virtual wire informationTim Wawrzynczak
2021-05-06soc/intel/common: Add virtual wire mapping entries to GPIO communitiesTim Wawrzynczak
2021-05-06soc/intel/alderlake: Add CrashLog implementation for Intel ADLFrancois Toguo
2021-05-05soc/intel/alderlake: Add GPIO definition for CPU PCIe vGPIOMaulik V Vaghela
2021-05-05soc/intel/common/block: Add definition for NAF_VWE bit for PAD_CFG0 regMaulik V Vaghela
2021-05-05drivers/intel/fsp2_0: Fix the FSP-T positionArthur Heymans
2021-05-05soc/intel/xeon_sp: Remove bogus SMRAM lockingArthur Heymans
2021-05-04soc/intel/alderlake: remove duplicate PL2 overrideSumeet R Pawnikar
2021-05-03soc/intel/*: Update data types for variables holding PCH_DEVFN_* macrosTim Wawrzynczak