summaryrefslogtreecommitdiff
path: root/src/soc/intel
AgeCommit message (Expand)Author
2020-01-28soc/intel/tigerlake: Enable DP ports according to board designWonkyu Kim
2020-01-28drivers/spi/spi_flash: remove spi flash namesAaron Durbin
2020-01-26soc/intel/skylake: Update 64 bit SA DRAM bit fields as per datasheetSubrata Banik
2020-01-26soc/intel/skylake: Add _SEG/_UID name variablesSubrata Banik
2020-01-26soc/intel/skylake: Only reserve TPM area for !CONFIG_TPM_CR50 deviceSubrata Banik
2020-01-25soc/intel/tigerlake: Add IPU in ACPIWonkyu Kim
2020-01-25soc/intel/tigerlake: Configure ClkReq according to mainboard designWonkyu Kim
2020-01-25soc/intel/tigerlake: Add GPIO helper functionShaunak Saha
2020-01-25soc/intel/tigerlake: Fix GPIO communitiesShaunak Saha
2020-01-24soc/intel/skylake: Remove unused ICH memory referenceSubrata Banik
2020-01-24soc/intel/skylake: Move pci_irqs.asl from SA to PCHSubrata Banik
2020-01-24soc/intel/tigerlake: Enable SATAWonkyu Kim
2020-01-23soc/intel/common: Update SA bit fields as per EDSSubrata Banik
2020-01-22soc/intel/tigerlake: enable gpio dual route supportNick Vaccaro
2020-01-22soc/intel/tigerlake: Update fsp_params for TGLSrinidhi N Kaushik
2020-01-22soc/intel/tigerlake: Update GPIO configRavi Sarawadi
2020-01-22soc/intel/common: Add Elkhartlake Device IDsTan, Lean Sheng
2020-01-22soc/intel/tigerlake: Update interrupt infoWonkyu Kim
2020-01-18soc/intel/cannonlake/bootblock: Add CML-S 2/4-Core MCH IDsGaggery Tsai
2020-01-18soc/intel/cannonlake: Add chip config for SATA strengthJamie Chen
2020-01-18soc/intel/tigerlake: Update ACPI filesRavi Sarawadi
2020-01-18soc/intel/tigerlake: Update pci dev definitionWonkyu Kim
2020-01-18soc/intel/common: Fix typosSridhar Siricilla
2020-01-18soc/intel/common/cse: Add description for macrosSridhar Siricilla
2020-01-18soc/intel/tigerlake: Update chip filesRavi Sarawadi
2020-01-18soc/intel/common/cse: Add consistent HECI command id/group id namingSridhar Siricilla
2020-01-18soc/intel/{skylake,common}/acpi/dptf/thermal.asl: Prevent iasl remarksWim Vervoorn
2020-01-18intel/apollolake: Remove CBFS locator overrideJulius Werner
2020-01-16soc/intel/{cnl,icl,skl, tgl}: Move SOC_INTEL_COMMON_BLOCK_THERMAL into SoC sp...Subrata Banik
2020-01-15soc/intel/common/block/fast_spi: don't include all spi flash driversAaron Durbin
2020-01-15drives/spi/spi_flash: add option to not select all driversAaron Durbin
2020-01-15soc/intel/tigerlake: Update header filesRavi Sarawadi
2020-01-14sb/intel/common: Declare common smbus_base() and enable_smbus()Kyösti Mälkki
2020-01-14soc/intel/baytrail: Add SOUTHBRIDGE_INTEL_COMMON_SMBUSKyösti Mälkki
2020-01-14soc/intel/cannonlake: Fix ASL compilation remarksSubrata Banik
2020-01-13soc/intel/tigerlake: Select correct fsp_param as per SoC KconfigMaulik V Vaghela
2020-01-12soc/intel: Fix ACPI device operations initializationKarthikeyan Ramasubramanian
2020-01-10{Documentation,soc/intel}: Fix typoElyes HAOUAS
2020-01-10soc/intel/{apl,cnl,icl,skl,tgl}: Make above 4GB MMIO resource properSubrata Banik
2020-01-09sb/intel/common: Add smbus_set_slave_addr()Kyösti Mälkki
2020-01-09device,sb/intel: Move SMBus host controller prototypesKyösti Mälkki
2020-01-09soc/intel/common: Drop old forked version of SMBUS supportKyösti Mälkki
2020-01-09soc/intel/broadwell: Drop old forked version of SMBUS supportKyösti Mälkki
2020-01-09soc/intel/common: Remove extra call layerKyösti Mälkki
2020-01-09lib/spd_bin,soc/intel/common: Move get_spd_smbus()Kyösti Mälkki
2020-01-09soc/intel/common: Sync early SMBUS prototypesKyösti Mälkki
2020-01-09drivers/pc80/rtc: Separate {get|set}_option() prototypesKyösti Mälkki
2020-01-09soc/intel/tigerlake: Update KconfigRavi Sarawadi
2020-01-09soc/intel/{cnl,icl,tgl}: Move northbridge.asl into common/block/acpiSubrata Banik
2020-01-08soc/intel/tigerlake: Fix PMC configRavi Sarawadi
2020-01-08soc/intel/cannonlake: Add VR config for CMLJamie Chen
2020-01-08soc/intel/cannonlake: Add Comet Lake H SA 4+2 Device IDJamie Chen
2020-01-07soc/intel/{apl,cnl,icl,skl,tgl}: Clean up SA ASL codeSubrata Banik
2020-01-06soc/intel/cannonlake: Add VR config for CFL, CNL and WHLPatrick Rudolph
2020-01-06soc/intel/dnv: Remove commented out Kconfig optionSubrata Banik
2020-01-03device/early_smbus: Drop unused function parameterKyösti Mälkki
2020-01-03soc/intel/common: Split some SMBUS support fileKyösti Mälkki
2020-01-03intel/braswell: Drop use of <device/early_smbus.h>Kyösti Mälkki
2020-01-02soc/intel/bsw/gpio.h: Drop unused valuesAngel Pons
2020-01-02src: Remove unneeded 'include <arch/io.h>'Elyes HAOUAS
2019-12-31soc/intel/{icl,cnl,tgl}: Always add PM1_TMR block to FADTMeera Ravindranath
2019-12-27arch/x86: Remove <arch/cbfs.h>Kyösti Mälkki
2019-12-26soc/broadwell/minihd: correct vendor, subsystem IDsMatt DeVillier
2019-12-26soc/intel/cannonlake: Move GPIO PM configuration to soc levelEric Lai
2019-12-26src: Remove unused include <string.h>Elyes HAOUAS
2019-12-26soc/intel/cannonlake: Clean up report_cpu_info() functionUsha P
2019-12-26soc/intel/cannonlake: Refactor pch_early_init() codeUsha P
2019-12-26soc/intel/skylake: Rename pch_init() codeUsha P
2019-12-25soc/intel/skylake/vr_config: Use lookup table by defaultPatrick Rudolph
2019-12-20soc/intel/tigerlake: Update FSP stack and heap sizeMaulik V Vaghela
2019-12-20{drivers,soc}/intel/fsp1_1: Move chipset specific logo handling to SoCWim Vervoorn
2019-12-20{nb,soc}: Replace min/max() with MIN/MAX()Elyes HAOUAS
2019-12-19arch/x86,soc/intel: Drop RESET_ON_INVALID_RAMSTAGE_CACHEKyösti Mälkki
2019-12-19{drivers,soc}/intel/fsp2_0: Move chipset specific logo handling to SoCWim Vervoorn
2019-12-19soc/intel/tigerlake: Add required header files in pch.cAamir Bohra
2019-12-19src: Remove unused 'include <arch/cpu.h>'Elyes HAOUAS
2019-12-19src/soc/intel: Remove unused <stdlib.h>Elyes HAOUAS
2019-12-19src: Use '#include <smp/node.h>' when appropriateElyes HAOUAS
2019-12-19src: Remove unused include <device/smbus_def.h>Elyes HAOUAS
2019-12-18src: Remove unused 'include <bootblock_common.h>'Elyes HAOUAS
2019-12-17soc/intel/skylake: Change SA_PCIEX_LENGTH to 256MBWim Vervoorn
2019-12-17soc/intel/skylake: Add irq 11 to the LNK* _PRSWim Vervoorn
2019-12-17soc/intel/apollolake: add support for extracting LBP2 from IFWIJeremy Compostella
2019-12-17soc/intel{cannonlake,icelake}/northbridge.asl: Correct flash rangeWim Vervoorn
2019-12-17src: Conditionally include TEVTFrans Hendriks
2019-12-16src/soc/intel/cannonlake: Bump MAX_CPU from 8->12Edward O'Callaghan
2019-12-16soc/intel/tigerlake: Add FSP header and Fsp.fd file path for Jasper LakeAamir Bohra
2019-12-163rdparty/fsp: Update to current master againNico Huber
2019-12-16soc/intel/common/block/chip/Kconfig: Fix minor whitespaceHimanshu Sahdev aka CunningLearner
2019-12-16soc/intel/tigerlake: Pick correct pmc base reg from pch typeMaulik V Vaghela
2019-12-14Revert "{northbridge,soc,southbridge}: Don't use both of _ADR and _HID"Nico Huber
2019-12-14bootblock: Provide some common prototypesKyösti Mälkki
2019-12-13soc/intel/common: Add PCI device IDs for CMP-HGaggery Tsai
2019-12-12soc/intel/{cnl,icl,skl,tgl}: Remove unused gpe0_en_* from chip.hFurquan Shaikh
2019-12-11printf: Automatically prefix %p with 0xJulius Werner
2019-12-11soc/intel/tigerlake: Include soc common lpss header fileAamir Bohra
2019-12-11soc/intel/tigerlake: add soc implementation for ETR address APIAamir Bohra
2019-12-11soc/intel/Kconfig: Load Tiger Lake SOC KconfigAamir Bohra
2019-12-10soc/intel/common: Add Jasperlake Device IDsrkanabar
2019-12-10include/device/pci_ids: Add Coffeelake U IGD P630Christian Walter