summaryrefslogtreecommitdiff
path: root/src/soc/intel
AgeCommit message (Expand)Author
2014-02-11baytrail: move early init to before mainboardAaron Durbin
2014-02-11baytrail: Add functions to peek at GPIO input valuesShawn Nematbakhsh
2014-02-11baytrail: set max frequency early in romstageAaron Durbin
2014-02-11baytrail: adjust cache policy during romstageAaron Durbin
2014-02-11baytrail: add punit access functionsAaron Durbin
2014-02-11baytrail: make default GPIO configs closer to power-on defaultsShawn Nematbakhsh
2014-02-05baytrail: initialize punitAaron Durbin
2014-02-05baytrail: load microcode in bootblockAaron Durbin
2014-02-05baytrail: disable tco timerAaron Durbin
2014-02-05baytrail: program PUNIT memory-mapped base addressAaron Durbin
2014-02-05baytrail: add 316 microcodeAaron Durbin
2014-02-05baytrail: additional iosf changesAaron Durbin
2014-02-05baytrail: import and use updated mrc_wrapper.hAaron Durbin
2014-02-05baytrail: Rearrange config options alphanumericallyVadim Bendebury
2014-02-05baytrail: start collecting timestampsAaron Durbin
2014-02-03baytrail: Add GPIO initial configuration infrastructure.Shawn Nematbakhsh
2014-02-02Add section header parsing and use it in the mk-payload stepRonald G. Minnich
2014-01-31baytrail: introduce pattrsAaron Durbin
2014-01-31baytrail: add dunit access and registersAaron Durbin
2014-01-31baytrail: set host memory mapAaron Durbin
2014-01-31baytrail: add common pci_operationsAaron Durbin
2014-01-31baytrail: initialize graphics before MRCAaron Durbin
2014-01-31baytrail: cache ROM space early in bootblockAaron Durbin
2014-01-31baytrail: update microcode to version 313Aaron Durbin
2014-01-31baytrail: add initial supportAaron Durbin
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-10 21:48:04 +0000