summaryrefslogtreecommitdiff
path: root/src/soc/intel
AgeCommit message (Expand)Author
2021-02-06sb,soc/intel: Add wake source fields in GNVSKyösti Mälkki
2021-02-05soc/intel/broadwell: Convert some CONFIG(CHROMEOS) preprocessorKyösti Mälkki
2021-02-05soc/intel/xeon_sp/cpx: Override SMBIOS type 4 max speedTim Chu
2021-02-05soc/intel/skylake/acpi/irqlinks.asl: Fix typo in commentElyes HAOUAS
2021-02-05soc/intel/alderlake: Refactor PCIE port configEric Lai
2021-02-05soc/intel/broadwell/pch/lpc.c: Program GEN_PMCON_3 in one writeAngel Pons
2021-02-04drivers/intel/fsp2_0: Fix running on x86_64Patrick Rudolph
2021-02-04acpi: Add support for reporting CrashLog in BERT tableFrancois Toguo
2021-02-04soc/intel/tigerlake: Drops 100ms delay in TBT PCIe root ports _PS0John Zhao
2021-02-04src: Remove unused <bootstate.h>Elyes HAOUAS
2021-02-03soc/intel/tgl: Add configurable value for ConfigTdpLevelDerek Huang
2021-02-03pci_ids/intel: Add missing CFL-S GT1 IGD IDsNico Huber
2021-02-03pci_ids/intel: Correct 0x3e96, it's a CFL-S partNico Huber
2021-02-03src: Remove unused <cbmem.h>Elyes HAOUAS
2021-02-03intel/xeon_sp: Select TPM_STARTUP_IGNORE_POSTINIT if INTEL_TXT is selectedJohnny Lin
2021-02-03soc/intel: Fix compilation on x86_64Patrick Rudolph
2021-02-02soc/intel/baytrail,braswell: Drop TOLM from GNVSKyösti Mälkki
2021-02-02soc/intel/baytrail,braswell: Sync PCI memory region in ASLKyösti Mälkki
2021-02-01soc/intel/broadwell/gma.c: Add missing `break` in switchAngel Pons
2021-02-01soc/intel/skylake/Kconfig: Remove duplicated INTEL_DESCRIPTOR_MODE_CAPABLEElyes HAOUAS
2021-02-01src/soc/intel: Remove CPU_INTEL_COMMON_SMM selectionElyes HAOUAS
2021-02-01src: Remove unused <cpu/x86/smm.h>Elyes HAOUAS
2021-02-01soc/intel/alderlake: Create separate Kconfig for CLKSRC and CLKREQSubrata Banik
2021-02-01soc/intel/elkhartlake: Config PlatformDebugConsentFrans Hendriks
2021-02-01soc/intel/common/sata: Add support for Cannon Lake SATA (HALO)Erik van den Bogaert
2021-02-01soc/intel/broadwell/pch/sata.c: Don't enable Bus MasterAngel Pons
2021-02-01soc/intel/*: Get rid of custom microcode cachingPatrick Rudolph
2021-02-01soc/intel/xeon_sp: Use native CAR teardownArthur Heymans
2021-02-01drivers/intel/fsp2_0: Use coreboot postcar with FSP-TArthur Heymans
2021-01-31soc/intel/*: drop incomplete and unneeded check for DMI SRLOCKMichael Niewöhner
2021-01-30soc/intel/broadwell/pch: Drop some `config_of` usesAngel Pons
2021-01-30soc/intel/broadwell: Move `ramstage.c` to PCH scopeAngel Pons
2021-01-30soc/intel/broadwell: Make `broadwell_init_pre_device` staticAngel Pons
2021-01-30soc/intel: Replace `SA_PCIEX_LENGTH` Kconfig optionsAngel Pons
2021-01-30soc/intel/broadwell: Define and use MMCONF_BUS_NUMBERAngel Pons
2021-01-30soc/intel/broadwell: Use common SMBus codeAngel Pons
2021-01-30soc/intel/{baytrail,broadwell} Fix building with refcode blobsAngel Pons
2021-01-30soc/amd,intel: Drop leftover GNVS includesKyösti Mälkki
2021-01-30soc/intel/common/block: Create PCIE related macrosSubrata Banik
2021-01-30soc/intel/alderlake: Remove pch.h from SoC directorySubrata Banik
2021-01-29soc/intel: Remove duplicate call to acpi_wake_source()Kyösti Mälkki
2021-01-29device/Kconfig: Declare MMCONF symbols' type onceAngel Pons
2021-01-29soc/intel: Drop CMEM from GNVSKyösti Mälkki
2021-01-29soc/intel/baytrail,broadwell: Use resume_from_stage_cache()Kyösti Mälkki
2021-01-28soc/intel: Remove selection of ME_REGION_ALLOW_CPU_READ_ACCESSSridhar Siricilla
2021-01-28xeon_sp/cpx: Update meminfo max_capacity_mib and number_of_devicesJohnny Lin
2021-01-28soc/intel/xeon_sp/skx: Add soc_acpi_nameMarc Jones
2021-01-28ACPI: Separate ChromeOS NVS in ASLKyösti Mälkki
2021-01-28ACPI: Declare GNVS variables globallyKyösti Mälkki
2021-01-28arch/x86: Remove most C_ENV_BOOTBLOCK_SIZE limitsKyösti Mälkki
2021-01-28soc/intel: Refactor acpi_wake_source()Kyösti Mälkki
2021-01-28soc/intel: Refactor fill_acpi_wake()Kyösti Mälkki
2021-01-27soc/intel/alderlake: Generate LP4x SPD files using gen_spd.goAmanda Huang
2021-01-27ACPI: Separate device_nvs_tKyösti Mälkki
2021-01-26soc/intel/braswell/romstage/romstage.c: Use __func__Elyes HAOUAS
2021-01-26soc/intel/xeon_sp/acpi.c: Add ACPI C-State tableMarc Jones
2021-01-26soc/intel: Move c-state resource defineMarc Jones
2021-01-26sb,soc/intel: Refactor power_on_after_fail optionKyösti Mälkki
2021-01-25soc/intel/denverton_ns: Drop unused `pattrs.h`Angel Pons
2021-01-25soc/intel/adl and mb/intel/adlrvp: Use the newly added meminit block driverFurquan Shaikh
2021-01-25sb,soc/intel: Remove no-op APMC for C-state and P-stateKyösti Mälkki
2021-01-25cpu/x86/smm: Use common APMC loggingKyösti Mälkki
2021-01-25soc/intel/{skl,cnl,xsp,icl,tgl,ehl,adl,jsl}: use common LPC mirroringMichael Niewöhner
2021-01-25soc/intel/lpc_lib: mirror LPC registers to DMI when requiredMichael Niewöhner
2021-01-25soc/intel/xeon_sp/cpx: Fix loading MCU on APsArthur Heymans
2021-01-25soc/intel/tgl and tgl mb/google,intel: Use the newly added meminit block driverFurquan Shaikh
2021-01-25soc/intel/common: Add support for populating meminit dataFurquan Shaikh
2021-01-25soc/intel/tigerlake: Disable Internal Gfx based on SOC_INTEL_DISABLE_IGDBora Guvendik
2021-01-24soc/intel/broadwell: Improve LPD0/LPD3 SerialIO ACPI methodsAngel Pons
2021-01-24soc/intel/broadwell: Drop enable check from LPD0/LPD3Angel Pons
2021-01-24soc/intel/quark/gpio_i2c.c: Use __func__Elyes HAOUAS
2021-01-24soc/intel/denverton_ns/pmc.c: Use __func__Elyes HAOUAS
2021-01-24soc/intel/denverton_ns/npk.c: Use __func__Elyes HAOUAS
2021-01-24soc/intel/denverton_ns/lpc.c: Use __func__Elyes HAOUAS
2021-01-24soc/intel/xeon_sp/cpx: Account for 'rc' heap managerArthur Heymans
2021-01-24soc/intel/lpc_lib: drop dead codeMichael Niewöhner
2021-01-24soc/intel/icl: drop wrong, unused codeMichael Niewöhner
2021-01-24soc/intel/cnl: use Kconfig to determine PCH typeMichael Niewöhner
2021-01-24soc/intel/broadwell: Align raminit with HaswellAngel Pons
2021-01-24soc/intel/broadwell: Drop `struct romstage_params`Angel Pons
2021-01-24broadwell: Flatten `mainboard_pre_raminit`Angel Pons
2021-01-24broadwell: Clean up `mainboard_post_raminit`Angel Pons
2021-01-24soc/intel/broadwell/chip.h: Drop unused fieldsAngel Pons
2021-01-24soc/intel/broadwell: Select CPU_INTEL_HASWELLAngel Pons
2021-01-24soc/intel/broadwell: Move romstage.c to HaswellAngel Pons
2021-01-24soc/intel/broadwell: Drop now-unused CPU codeAngel Pons
2021-01-24soc/intel/broadwell: Use Haswell CPU headersAngel Pons
2021-01-24soc/intel/broadwell: Allow to use Haswell CPU code insteadAngel Pons
2021-01-24soc/intel/broadwell: Select INTEL_LYNXPOINT_LPAngel Pons
2021-01-23soc/intel/baytrail,broadwell: Use bootstate for save_wake_source()Kyösti Mälkki
2021-01-23ACPI: Add helpers for CBMEM_ID_POWER_STATEKyösti Mälkki
2021-01-23intel/baytrail,braswell,broadwell: Add const qualifier for power_stateKyösti Mälkki
2021-01-23ELOG: Add const qualifier for chipset_power_stateKyösti Mälkki
2021-01-23soc/intel/cometlake: Add ucode for CML-HTim Crawford
2021-01-23soc/intel/apl: drop LPC pad configuration codeMichael Niewöhner
2021-01-22soc/intel/alderlake: Adding Kconfig for ADL_M PCHVarshit Pandya
2021-01-22soc/intel/commmon: Include Alder Lake device IDsVarshit Pandya
2021-01-22soc/intel/baytrail,broadwell: Refactor acpi_wake_source()Kyösti Mälkki
2021-01-21soc/intel/quark: Add pwrs in <soc/nvs.h>Kyösti Mälkki
2021-01-21soc/intel/cannonlake: Allow RP#1 usage for ClkSrcJeremy Soller