summaryrefslogtreecommitdiff
path: root/src/soc/intel
AgeCommit message (Expand)Author
2021-06-01soc/intel/elkhartlake: Update FSP-S UPD LPSS related configsTan, Lean Sheng
2021-05-30soc/intel/alderlake: Add placeholder SPD fileTim Wawrzynczak
2021-05-30soc/intel/elkhartlake: Update FADT tableTan, Lean Sheng
2021-05-30soc/intel/elkhartlake: Update FSP-M UPD related configsTan, Lean Sheng
2021-05-27soc/intel/tigerlake: Return TBT PowerResource from PR0 and PR3John Zhao
2021-05-26soc/intel/alderlake: Update soundwire master countSugnan Prabhu S
2021-05-26soc/intel/common: Implement TBT firmware authentication validity checkJohn Zhao
2021-05-26soc/intel/alderlake: Add validity for TBT firmware authenticationJohn Zhao
2021-05-26soc/intel/tigerlake: Add validity for TBT firmware authenticationJohn Zhao
2021-05-26soc/intel/elkhartlake: Minor fix for SCS & XHCI devices in ACPITan, Lean Sheng
2021-05-26soc/intel/elkhartlake: Update SA & IGD DIDs TableTan, Lean Sheng
2021-05-26soc/intel/common/block/smbus: Use `pci_dev_read_resources()` in read resourcesPaul Menzel
2021-05-26qemu-q35,xeon_sp: Drop HAVE_SMI_HANDLER conditional with smm-classAngel Pons
2021-05-25soc/intel/alderlake: Fix SA_DEVFN_CPU_PCIE6_*Tim Wawrzynczak
2021-05-22util/spd_tools/lp4x: Add new memory part to to global memory definitionDtrain Hsu
2021-05-21soc/intel/common: Add Alder Lake device IDsSumeet R Pawnikar
2021-05-21soc/intel/common: Add function to lpc_lib to return PIRQ routingTim Wawrzynczak
2021-05-20soc/intel/xeon_sp: Skip locking down TXT related registersArthur Heymans
2021-05-20soc/intel/broadwell: Use Lynx Point IOBP codeAngel Pons
2021-05-20soc/intel/xeon_sp: Remove superfluous printkArthur Heymans
2021-05-20baytrail: Factor out INT15 handlerAngel Pons
2021-05-18soc/intel/alderlake: Add handling of GPIO_COM3 in gpio.aslMaulik V Vaghela
2021-05-18cpu/x86: Only include smm code if CONFIG_HAVE_SMI_HANDLER=yArthur Heymans
2021-05-18intelblocks/gpio: Add NAVFWE bit to PAD_CFG_DW0 mask definitionMaulik V Vaghela
2021-05-18soc/intel/alderlake: mb/intel/sm: Add tcss codeDeepti Deshatty
2021-05-16soc/intel/alderlake: Update meminit code due to upd changes FSP 2147 onwardsBora Guvendik
2021-05-16vendorcode/intel/fsp: Add Alder Lake FSP headers for FSP v2162_00Ronak Kanabar
2021-05-14soc/intel/tigerlake: Allow devicetree to fill UPD related to TCSS OCNick Vaccaro
2021-05-14soc/intel/alderlake: Update CPU and IGD Device IDsMaulik V Vaghela
2021-05-14soc/intel/alderlake: Add known GPIO virtual wire informationDeepti Deshatty
2021-05-14soc/intel/alderlake: Add known CPU Port IDs for GPIO communitiesDeepti Deshatty
2021-05-14soc/intel/alderlake: Add IOM PCR PIDDeepti Deshatty
2021-05-13src: Match array format in function declarations and definitionsPatrick Georgi
2021-05-11docs: correct and rewrite documentation regarding n/c / unused padsMichael Niewöhner
2021-05-10src: Drop "This file is part of the coreboot project" linesAngel Pons
2021-05-10soc/intel/cannonlake: Merge soc_memory_init_params() into its callerFelix Singer
2021-05-10soc/intel/skylake: Set proper defaults in chipset devicetreeFelix Singer
2021-05-10soc/intel/adl: Allow mainboard to fill CmdMirror and DqDqsRetrainingMaulik V Vaghela
2021-05-07soc/intel/{adl,tgl,jsl}: Enable power button smi after BS_CHIPS_EXITKane Chen
2021-05-07soc/intel/{adl,tgl,jsl}: Add smihandler_soc_disable_busmasterKane Chen
2021-05-06src: Retype option API to use unsigned integersAngel Pons
2021-05-06Revert "soc/intel/xeon_sp: Fix devices list in the DMAR DRHD structure"Arthur Heymans
2021-05-06soc/intel/tgl,mb/google/volteer: Add API for Type-C aux bias padsTim Wawrzynczak
2021-05-06soc/intel/tigkerlake: Add IOM PCR PIDTim Wawrzynczak
2021-05-06soc/intel/tigerlake: Add known CPU Port IDs for GPIO communitiesTim Wawrzynczak
2021-05-06soc/intel/common: Add CPU Port ID field to GPIO communitiesTim Wawrzynczak
2021-05-06soc/intel/tigerlake: Add known GPIO virtual wire informationTim Wawrzynczak
2021-05-06soc/intel/common: Add virtual wire mapping entries to GPIO communitiesTim Wawrzynczak
2021-05-06soc/intel/alderlake: Add CrashLog implementation for Intel ADLFrancois Toguo
2021-05-05soc/intel/alderlake: Add GPIO definition for CPU PCIe vGPIOMaulik V Vaghela
2021-05-05soc/intel/common/block: Add definition for NAF_VWE bit for PAD_CFG0 regMaulik V Vaghela
2021-05-05drivers/intel/fsp2_0: Fix the FSP-T positionArthur Heymans
2021-05-05soc/intel/xeon_sp: Remove bogus SMRAM lockingArthur Heymans
2021-05-04soc/intel/alderlake: remove duplicate PL2 overrideSumeet R Pawnikar
2021-05-03soc/intel/*: Update data types for variables holding PCH_DEVFN_* macrosTim Wawrzynczak
2021-05-03device: Switch pci_dev_is_wake_source to take pci_devfn_tTim Wawrzynczak
2021-05-03soc/intel/alderlake: Enable HWP CPPC support in CBravindr1
2021-05-03soc/intel/alderlake: Fill FSPM UPDs for VT-d configurationMeera Ravindranath
2021-05-02soc/intel/cannonlake/include: Drop unused codeFelix Singer
2021-05-02soc/intel/skylake: Remove useless help textsFelix Singer
2021-05-02soc/intel/cannonlake: Remove useless help textsFelix Singer
2021-05-01soc/intel/skylake: Add Kconfig option for LGA1151v2Timofey Komarov
2021-05-01soc/intel/skylake: Add microcodes for Coffee Lake CPUsTimofey Komarov
2021-04-28soc/intel/common/block/hda: Use azalia device codePatrick Rudolph
2021-04-28soc/intel: Add Z370, H310C and B365 device IDsAngel Pons
2021-04-28soc/intel: Add Kaby Lake PCH-U base device IDAngel Pons
2021-04-28soc/intel/skylake: Shorten report_platform PCH-H namesAngel Pons
2021-04-28soc/intel: Rename 200-series PCH device IDsAngel Pons
2021-04-28soc/intel/skylake: Drop Lewisburg PCHs from report_platformAngel Pons
2021-04-26haswell/broadwell: Replace remaining MCHBAR accessorsAngel Pons
2021-04-26soc/intel/elkhartlake: Remove elog.cTan, Lean Sheng
2021-04-26soc/intel/elkhartlake: Update GPIO communitiesTan, Lean Sheng
2021-04-26soc/intel/alderlake: Use device ID from pci_devs header fileJohn Zhao
2021-04-26soc/intel/alderlake: Fix devices list in the DMAR DRHD structureJohn Zhao
2021-04-26soc/intel/tigerlake: Use device ID from pci_devs header fileJohn Zhao
2021-04-23soc/intel/xeon_sp/cpx: Add UPI locksMarc Jones
2021-04-23soc/intel/xeon_sp/cpx: Add IMC locksMarc Jones
2021-04-23soc/intel/jasperlake: Remove TCSS setting from the DMAR tableJohn Zhao
2021-04-23soc/intel/alderlake: Add DPTF HIDs for Alder Lake SoCSumeet R Pawnikar
2021-04-23soc/intel/xeon_sp: Fix devices list in the DMAR DRHD structureAngel Pons
2021-04-22soc/intel/cannonlake: set MSR LT_LOCK_MEMORY at end of POSTMichael Niewöhner
2021-04-22soc/intel/skylake: set MSR LT_LOCK_MEMORY only when using native MP initMichael Niewöhner
2021-04-22soc/intel/common,skl: set MSR LT_LOCK_MEMORY once, not per threadMichael Niewöhner
2021-04-22soc/intel/alderlake: Add enum for HDA audio configurationSugnan Prabhu S
2021-04-22soc/intel/alderlake and mb: Drop PchHdaAudioLink*Enable UPDs from chip.hFurquan Shaikh
2021-04-22soc/intel/cannonlake: Set DIMM_SPD_SIZE to 512Felix Singer
2021-04-21soc/intel/xeon_sp: Set PAM0123 lockMarc Jones
2021-04-21soc/intel/broadwell/pch/acpi: Fix LPD0 and LPD3 methodsAngel Pons
2021-04-21soc/intel/alderlake: Drop unused `PrmrrSize` from devicetreeAngel Pons
2021-04-21soc/intel: Replace open-coded buffer length calculationAngel Pons
2021-04-21soc/intel: Fix typo in commentAngel Pons
2021-04-21ChromeOS: Use CHROMEOS_NVS guardKyösti Mälkki
2021-04-21soc/intel/alderlake: Enable PCIE RTD3 driverRizwan Qureshi
2021-04-21soc/intel/alderlake: rename CONFIG_MAX_PCIE_CLOCKS to CONFIG_MAX_PCIE_CLOCK_SRCRizwan Qureshi
2021-04-21soc/intel/common/smbus: lock TCO base address on PCH finalizeMichael Niewöhner
2021-04-21soc/intel/xeon_sp: Drop unused functions and prototypesAngel Pons
2021-04-21soc/intel/xeon_sp: Align pmc.c and pmutil.c with SkylakeAngel Pons
2021-04-21soc/intel: Move pmc_soc_set_afterg3_en() to pmutil.cAngel Pons
2021-04-21soc/intel/skylake: Move pmc_set_disb() to pmutil.cAngel Pons
2021-04-21soc/intel/skylake: Move acpi_sci_irq() to acpi.cAngel Pons