aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel
AgeCommit message (Expand)Author
2015-09-04bootstate: remove need for #ifdef ENV_RAMSTAGEAaron Durbin
2015-09-04x86: remove cpu_incs as romstage Make variableAaron Durbin
2015-08-31soc/intel: Fix dependency of CACHE_RELOCATED_RAMSTAGE_OUTSIDE_CBMEMAlexandru Gagniuc
2015-08-31soc/intel/braswell/Kconfig: Remove ENABLE_MRC_CACHE KconfigAlexandru Gagniuc
2015-08-30Kconfig: Don't 'select' options based on PAYLOAD_SEABIOSAlexandru Gagniuc
2015-08-29intel/skylake: Add support for DPTFShilpa Sreeramalu
2015-08-29intel/skylake: remove the gpio_fsp.h usage as skylake boards move gpiorobbie zhang
2015-08-29intel/skylake: gpio macro adding - gpio output with term and 20k pdrobbie zhang
2015-08-29intel/skylake: Implement HW Sequence based WP status read functionalityBarnali Sarkar
2015-08-29intel/skylake: Implemented generic SPI driver for ROM/RAMSTAGE access.Subrata
2015-08-29intel/skylake: Fix RMT disable of saved training dataDuncan Laurie
2015-08-29intel/skylake: mask off txstate before setting new gpio valueAaron Durbin
2015-08-29intel/skylake: Clean up Serial IO DMA channelsArchana Patni
2015-08-29intel/skylake: Force full memory train if RMT is enabledDuncan Laurie
2015-08-29fsp raminit: Add romstage_params to soc_memory_init_paramsDuncan Laurie
2015-08-29intel/braswell: allow dirty cache line evictions for SMRAM to stickChiranjeevi Rapolu
2015-08-29intel/braswell: Adding conditional statements to turn on/off DPTF WIFI and WWANPrince Agyeman
2015-08-29intel/braswell: remove CBFS_SIZE option in SoC directoryAaron Durbin
2015-08-29soc/intel/common/fsp_ramstage.c: Don't die when printing HOB infoAlexandru Gagniuc
2015-08-29soc/intel/common: Add mrc.cache file to CBFS when appropriateAlexandru Gagniuc
2015-08-28soc/*/Makefile.inc: Do not add soc/common as a subdirAlexandru Gagniuc
2015-08-27skylake: only generate ACPI cpu entries onceAaron Durbin
2015-08-27skylake: make PAD_CFG_GPI default to GPIO ownershipAaron Durbin
2015-08-25Intel: Remove CACHE_MRC_BIN - 'selected' everywhere in KconfigMartin Roth
2015-08-21soc/intel/common: CACHE_MRC_SETTINGS doesn't depend on HAVE_MRCMartin Roth
2015-08-19Skylake: update cbmem_topRizwan Qureshi
2015-08-19skylake: Update Memory and Silicon Init paramsRizwan Qureshi
2015-08-19skylake: correct IO-APIC redirection entry countAaron Durbin
2015-08-19skylake: add gpe.h for ASL generationAaron Durbin
2015-08-17Fix Kconfig: ALWAYS_LOAD_OPROM has unmet dependency VGA_ROM_RUNMartin Roth
2015-08-17soc/intel/skylake/Kconfig: Fix recursive Kconfig dependencyMartin Roth
2015-08-14skylake: fix SMI GPI status handlingAaron Durbin
2015-08-14skylake: enable SMI routed GPIsAaron Durbin
2015-08-14skylake: clarify and fix gpio macrosAaron Durbin
2015-08-14skylake: provide clarification for FADT gpe0_blk_lenAaron Durbin
2015-08-14skylake: remove ec_smi_gpio and alt_gp_smi_enAaron Durbin
2015-08-14skylake: provide GPE0 routing devicetree configurationAaron Durbin
2015-08-14skylake: remove IedSize from chip.hAaron Durbin
2015-08-14skylake: pass IED_REGION_SIZE Kconfig to FSPAaron Durbin
2015-08-14intel/common: fix stage_cache_external_region()Aaron Durbin
2015-08-14skylake: use smm_subregion() during SMM relocationAaron Durbin
2015-08-14intel/common: use external stage cache for fsp_ramstageAaron Durbin
2015-08-14skylake: clean up SMM region calculationsAaron Durbin
2015-08-14fsp1_1: fsp_relocate: use struct region_device and struct progAaron Durbin
2015-08-14Skylake: Add ASL code to enable GPIO controllerArchana Patni
2015-08-14intel/common: use acpi_is_wakeup_s3() in fsp_ramstage.cAaron Durbin
2015-08-14skylake: clear write-1-to-clear fields in power regsAaron Durbin
2015-08-14skylake: fix invalid GNVS base addressAaron Durbin
2015-08-14skylake: enumerate the SMI status fieldsAaron Durbin
2015-08-14skylake: set DISB in GEN_PMCON_A register properlyAaron Durbin
2015-08-14skylake: fill out gen_pmcon_* bitfieldsAaron Durbin
2015-08-14skylake: do not overlap resourcesAaron Durbin
2015-08-14skylake: use native gpio configuration for uartAaron Durbin
2015-08-14skylake: provide native gpio functionalityAaron Durbin
2015-08-13skylake: fix serial port with new code baseAaron Durbin
2015-08-13skylake: Add Deep Sx configuration for wake pinsDuncan Laurie
2015-08-13skylake: remove CBFS_SIZE option in SoC directoryAaron Durbin
2015-08-13skylake: fix garbled patch from upstreamAaron Durbin
2015-08-13soc/common/intel: Reset is not dependend upon FSPLee Leahy
2015-07-29skylake: Update microcode reload in ramstage.Rizwan Qureshi
2015-07-29Skylake: Fix microcode reload in bootblock cpu initRizwan Qureshi
2015-07-29skylake: clean-up pei_datarobbie zhang
2015-07-29skylake: align power management names with hardwareAaron Durbin
2015-07-29skylake: provide pcr helper to get a port's register spaceAaron Durbin
2015-07-29skylake: prefix the gpio functions with 'gpio_'Aaron Durbin
2015-07-29skylake: remove unused types and definitions in gpio.hAaron Durbin
2015-07-29intel/braswell: fix buildJenny TC
2015-07-29BCRD2: Enable PMIC SVID configJenny TC
2015-07-29skylake: remove the redundant fspNotify in chip final.robbie zhang
2015-07-29skylake: Rework microcode include pathDuncan Laurie
2015-07-24skylake: Fix building without serial consoleDuncan Laurie
2015-07-23intel: common: Let mainboard supplement FSP memory infoDuncan Laurie
2015-07-23intel/common: Add SMBIOS memory widthLee Leahy
2015-07-23skylake: sanitize pcr header for ACPI and assemblerAaron Durbin
2015-07-23skylake: provide more clarity for PCR accessAaron Durbin
2015-07-21intel/fsp_baytrail: Support Baytrail FSP Gold4 releaseYork Yang
2015-07-21skylake: add global reset cause registers to power stateAaron Durbin
2015-07-21skylake: take into account deep s3 in power failure checkAaron Durbin
2015-07-21skylake: read out and report full width of gen_pmcon registersAaron Durbin
2015-07-21Glados: Update Serial IO modes in devicetreeNaveen Krishna Chatradhi
2015-07-21intel/skylake: support 32bit uart8250_mem driver in romstageNaveen Krishna Chatradhi
2015-07-21intel/common: remove printk in pre_console_init()rsatapat
2015-07-21Skylake: Initialize GPIOs for UART2rsatapat
2015-07-21Skylake: Only support UART2 as debug port, clean up the restNaveen Krishna Chatradhi
2015-07-21intel fsp: remove CHIPSET_RESERVED_MEM_BYTESAaron Durbin
2015-07-21Braswell: Remove GOP from normal boot mode.Abhay Kumar
2015-07-21skylake: re-enable PCIe L1 sub statesAaron Durbin
2015-07-21skylake: honor pcie root port settings already in chip.hAaron Durbin
2015-07-21skylake: Show SPI controller if enabled in devicetree.cbDuncan Laurie
2015-07-21braswell: clean up \_PR entriesJagadish Krishnamoorthy
2015-07-17soc/intel: Remove microcode terminatorsStefan Reinauer
2015-07-17skylake: remove whitespace from ASL filesStefan Reinauer
2015-07-16soc/intel: Add Skylake SOC supportLee Leahy
2015-07-16soc/intel/skylake: Use Broadwell as comparision base for Skylake SOCLee Leahy
2015-07-14Braswell: Use CBFS image type nameLee Leahy
2015-07-14azalia: fix up and clean up shrinkage of boilerplate codeJonathan A. Kollasch
2015-07-10Braswell: Move the microcode into a subdirectoryLee Leahy
2015-07-08Braswell: Fix error in the warranty statementLee Leahy
2015-07-07x86: Drop -Wa,--divideStefan Reinauer
2015-07-06Braswell: Update to end of June.Lee Leahy
generated by cgit v1.2.3 (git 2.39.1) at 2024-07-16 12:35:17 +0000