coreboot.git - my copy of coreboot

Age	Commit message (Expand)	Author
2020-07-25	soc/intel/baytrail/lpe.c: Align with Braswell	Angel Pons
2020-07-25	soc/intel/{baytrail,braswell}: Drop unneeded `return`	Angel Pons
2020-07-25	soc/intel/baytrail/iosf.c: Add missing braces	Angel Pons
2020-07-25	soc/intel/baytrail/elog.c: Align with Braswell	Angel Pons
2020-07-25	soc/intel/baytrail/cpu.c: Align with Braswell	Angel Pons
2020-07-25	soc/intel/baytrail/acpi.c: Align with Braswell	Angel Pons
2020-07-25	soc/intel/baytrail/bootblock/bootblock.c: Move functions	Angel Pons
2020-07-25	soc/intel/baytrail: Retype some pointers	Angel Pons
2020-07-25	soc/intel/tigerlake: Update Pkg C-State latencies	Ravi Sarawadi
2020-07-25	soc/intel/tigerlake: Set power limits for Tiger Lake Y-SKU	Sumeet R Pawnikar
2020-07-25	soc/intel/tigerlake: Update Tiger Lake SA IDs	Derek Huang
2020-07-24	soc/intel/common/gpio_defs: Remove unused macro for NF	Maxim Polyakov
2020-07-24	soc/intel/common/gpio_defs: Undo set TxDRxE in GPI_TRIG_OWN()	Maxim Polyakov
2020-07-24	soc/intel/common/gpio_defs: Improve some GPI macros	Maxim Polyakov
2020-07-23	soc/intel/xeon_sp/cpx: display SystemMemoryMapHob fields	Jonathan Zhang
2020-07-23	soc/intel/jasperlake: Add the SkipCpuReplacementCheck configuration	V Sowmya
2020-07-22	soc/intel/jasperlake: Move tco_configure to bootblock	Tim Wawrzynczak
2020-07-22	soc/intel/cannonlake: Move tco_configure to bootblock	Tim Wawrzynczak
2020-07-21	soc/intel/tigerlake: Select PLATFORM_USES_FSP2_2	Subrata Banik
2020-07-21	src: Use ACPI macros	Elyes HAOUAS
2020-07-21	soc/intel/baytrail: Add new CPUID 0x30679	Mate Kukri
2020-07-21	soc/intel/xeon_sp/cpx: remove unused gpio.h	Maxim Polyakov
2020-07-20	src: Report word-sized access for PM1a_EVT	Angel Pons
2020-07-20	src: Make HAVE_CF9_RESET set the FADT reset register	Angel Pons
2020-07-20	src: Drop useless cache flush settings in FADT	Angel Pons
2020-07-20	src: Never overwrite `fadt->flags`	Angel Pons
2020-07-20	soc/intel/xeon_sp/skx: Clean up FADT	Angel Pons
2020-07-20	src: Drop useless PM1b settings from FADT	Angel Pons
2020-07-20	src: Drop useless GPE1 settings from FADT	Angel Pons
2020-07-20	soc/intel/cannonlake: Add configs for USB 3.1 Gen2 EV settings	Jamie Chen
2020-07-19	soc/intel/common/gpio_defs: Fix coding style	Maxim Polyakov
2020-07-16	soc/intel/common/block/pmc: Select PMC on mainboard basis	Tim Chu
2020-07-16	mb/ocp/deltalake: Config PCH PCIe ports in devicetree	Morgan Jang
2020-07-15	soc/intel/tigerlake: Hook up SATA Port Enable DITO UPDs	Shaunak Saha
2020-07-15	PCI IDs: Add PCI ID for JSL DPTF/DTT PCI device	Tim Wawrzynczak
2020-07-14	soc/intel/skylake: Move `acpi_fill_fadt` to fadt.c	Angel Pons
2020-07-14	soc/intel/braswell: Move `acpi_fill_fadt` to fadt.c	Angel Pons
2020-07-14	soc/intel/baytrail: Move `acpi_fill_fadt` to fadt.c	Angel Pons
2020-07-14	soc/intel/broadwell: Move `acpi_fill_fadt` to fadt.c	Angel Pons
2020-07-14	src: Drop unused <cpu/x86/tsc.h> include	Elyes HAOUAS
2020-07-14	src: Remove unused 'include <cpu/x86/msr.h>'	Elyes HAOUAS
2020-07-14	soc/intel/baytrail/northcluster.c: Add missing include	Elyes HAOUAS
2020-07-14	soc/intel/baytrail/romstage/pmc.c: Add missing include	Elyes HAOUAS
2020-07-14	soc/intel/baytrail/romstage/raminit.c: Add missing include	Elyes HAOUAS
2020-07-14	soc/intel/braswell/romstage/romstage.c: Add missing include	Elyes HAOUAS
2020-07-14	src: Remove unused 'include <stdint.h>	Elyes HAOUAS
2020-07-14	src: Remove unused 'include <types.h>'	Elyes HAOUAS
2020-07-12	soc/intel/baytrail: Add dedicated devices for MMC and MMC 4.5 controller	Mate Kukri
2020-07-12	soc/intel/gpio: Convert PAD_CFG0_ROUTE_* to PAD_IRQ_ROUTE()	Maxim Polyakov
2020-07-12	soc/intel/gpio: Convert PAD_CFG0_RX_POL_* to PAD_RX_POL()	Maxim Polyakov
2020-07-12	intel/gpio: Convert PAD_CFG0_TRIG_* to PAD_TRIG()	Maxim Polyakov
2020-07-12	soc/intel/common/block/pcie: Select ASPM on mainboard basis	Christian Walter
2020-07-12	soc/intel/xeon_sp/cpx: use HOB_TYPE_GUID_EXTENSION to interpret platform HOBs	Jonathan Zhang
2020-07-12	soc/intel/xeon_sp: Add RTC failure checking	Jingle Hsu
2020-07-12	vendocode/intel/fsp/fsp2_0/cpx_sp: Update to FSP ww28 release and adapt soc	Jonathan Zhang
2020-07-12	soc/intel/tigerlake: Move tco_configure to bootblock	Tim Wawrzynczak
2020-07-12	soc/intel/tigerlake: Configure Type-C Input Output Manager(IOM) device	John Zhao
2020-07-12	soc/intel/tigerlake: Add Type-C IOM base address and size macro	John Zhao
2020-07-12	soc/intel/tigerlake: Add new IGD device	Ravi Sarawadi
2020-07-09	soc/intel/broadwell/pcie.c: Drop dead code	Angel Pons
2020-07-09	soc/intel/baytrail/pmutil.c: Constify string arrays	Angel Pons
2020-07-09	soc/intel/baytrail/pmutil.c: Do not hardcode num_bits	Angel Pons
2020-07-09	soc/intel/baytrail: Align whitespace and comments	Angel Pons
2020-07-09	soc/intel/baytrail: Rename "pmc.h" to "pm.h"	Angel Pons
2020-07-09	mainboard/intel/tglrvp: Remove unused PrmrrSize chip config	Subrata Banik
2020-07-09	soc/intel/braswell: Drop some BIOS_SPEW printk's	Angel Pons
2020-07-09	soc/intel/braswell/lpss.c: Use 16-bit ops on PCI COMMAND	Angel Pons
2020-07-07	soc/intel/common/block: Add new block DTT	Tim Wawrzynczak
2020-07-07	soc/intel/tigerlake: Disable Thunderbolt PCIe root ports bus master	John Zhao
2020-07-07	soc/intel/{tiger,jasper}lake: Add IPU to soc_acpi_name	Tim Wawrzynczak
2020-07-07	soc/intel/common: Add a minimal PCI driver for IPU	Tim Wawrzynczak
2020-07-07	lp4x: Add new memory parts and generate SPDs	David Wu
2020-07-06	src/**/acpi/smbus.asl: Drop dead code	Angel Pons
2020-07-06	soc/intel: Drop unused `#include <reg_script.h>`	Angel Pons
2020-07-06	soc/intel/jasperlake: set SerialIoUartDebugMode to skip Uart Init	Maulik V Vaghela
2020-07-04	soc/intel/xeon_sp/cpx: update HOB display code	Jonathan Zhang
2020-07-04	soc/intel/xeon_sp: Add read CPU PPIN MSR function	Johnny Lin
2020-07-04	soc/intel/tigerlake: Remove unused EHL DID from TGL SoC	Subrata Banik
2020-07-03	soc/intel/tigerlake: Disable hybrid storage mode in CSE Lite RO boot	Jamie Ryu
2020-07-03	drivers/intel/pmx_mux: Remove redundant declaration	Kyösti Mälkki
2020-07-03	soc/intel/common: Only touch Time Window Tau bits in supported SoCs	Tim Wawrzynczak
2020-07-01	soc/intel/tigerlake: Switch to CSE Lite RW at BS_DEV_INIT_CHIPS entry	Jamie Ryu
2020-07-01	soc/intel/cannonlake: make satahotplug user configurable via devicetree	Jonas Loeffelholz
2020-07-01	soc/intel/common/cpu: Don't set any TCC settings if offset is 0	Tim Wawrzynczak
2020-07-01	soc/intel/skylake: Update ASL syntax in xhci.asl	Edward O'Callaghan
2020-07-01	soc/intel/tigerlake: Add platform wide _OSC capabilities for USB4	John Zhao
2020-07-01	ACPI GNVS: Replace uses of smm_get_gnvs()	Kyösti Mälkki
2020-06-30	soc/intel/cannonlake: Add UWES ASL into xhci.asl	Edward O'Callaghan
2020-06-30	jasperlake: enable tcc_offset functionality	Sumeet R Pawnikar
2020-06-30	tigerlake: enable tcc_offset functionality	Sumeet R Pawnikar
2020-06-30	ACPI: Drop typedef global_nvs_t	Kyösti Mälkki
2020-06-30	soc/intel/tigerlake: Add CpuReplacementCheck to chip options	Jamie Ryu
2020-06-30	soc/intel/tigerlake: Avoid NULL pointer dereference	John Zhao
2020-06-30	src: Remove whitespaces before tabs	Elyes HAOUAS
2020-06-29	soc/intel/tigerlake: Run pmc_set_acpi_mode() during .init in pmc_ops	William Wei
2020-06-28	vendorcode/intel/fsp/fsp2_0/cpx_sp: Update to FSP ww24 release and adapt soc	Jonathan Zhang
2020-06-28	soc/intel/common: add TCC activation functionality	Sumeet R Pawnikar
2020-06-28	soc/xeon_sp/cpx: Define MSR PPIN related registers	Johnny Lin
2020-06-27	soc/intel/broadwell: Use common early SPI code	Angel Pons
2020-06-25	soc/intel/cannonlake: Add PchPmPwrCycDur to chip options	Sridhar Siricilla