summaryrefslogtreecommitdiff
path: root/src/soc/intel
AgeCommit message (Expand)Author
2021-12-13soc/intel/common/block/pcie/rtd3: Add ModPHY power gate support for RTD3Tim Wawrzynczak
2021-12-13soc/intel/alderlake: Define soc_get_pcie_rp_typeTim Wawrzynczak
2021-12-13soc/intel/tigerlake: Define soc_get_pcie_rp_typeTim Wawrzynczak
2021-12-13drivers/intel/mipi_camera: Add ACPI entry to provide silicon type infoSugnan Prabhu S
2021-12-13soc/intel/cannonlake: Configure common FSP memory settings only onceFelix Singer
2021-12-12soc/intel/elkhartlake: Hook up public microcodeArthur Heymans
2021-12-12soc/intel/jasperlake: Hook up public microcodeArthur Heymans
2021-12-12soc/intel/cannonlake: Rename SA_DEV_SLOT_DSPFelix Singer
2021-12-10soc/intel/{skylake/cannonlake}: Fix bug in vr_configAngel Pons
2021-12-10soc/intel/cse: config to enable oem key manifestRavindra N
2021-12-09soc/intel/tigerlake: Hook up DPTF device to devicetreeFelix Singer
2021-12-09soc/intel/tigerlake: Drop unused SataEnable settingFelix Singer
2021-12-09soc/intel/tigerlake: Hook up SMBus device to devicetreeFelix Singer
2021-12-09soc/intel/alderlake: Fix value of SA_DEVFN_CPU_PCIE1_0Tim Wawrzynczak
2021-12-08soc/intel/common/pch: Fix return value documentation for CHIPSET_LOCKDOWNJingle Hsu
2021-12-07soc/intel/alderlake: enable gpio lockingNick Vaccaro
2021-12-07soc/intel/common: add generic gpio lock mechanismNick Vaccaro
2021-12-06soc/intel/alderlake: Add ADL-P 6+8+2 (28W) VR configCurtis Chen
2021-12-06soc/intel/alderlake: Add support for ADL-N CPU TypeUsha P
2021-12-06soc/intel/common: Refactor cpu_set_p_state_to_max_non_turbo_ratioSridhar Siricilla
2021-12-06soc/intel/common: Add CPU related APIsSridahr Siricilla
2021-12-06soc/intel: Move enum pcie_rp_type to intelblocks/pcie_rp.hTim Wawrzynczak
2021-12-03soc/intel/adl: Add override skip_cse_sub_part_update() for alderlakeKrishna Prasad Bhat
2021-12-03soc/intel/common: Add support for CSE IOM/NPHY sub-parition updateKrishna Prasad Bhat
2021-12-03soc/intel/common: Add check before sending HMRFPO_ENABLE commandSridhar Siricilla
2021-12-03soc/intel/common: Rename compare_cse_version() function nameSridhar Siricilla
2021-12-03soc/intel/alderlake: Add support for ADL-N PCHUsha P
2021-12-03soc/intel/alderlake: Add the CnviDdrRfim configurationRonak Kanabar
2021-12-03soc/intel/alderlake: Add TDP to give correct VR configurationCurtis Chen
2021-12-02soc/intel/alderlake: Add Kconfigs for all PCH typesAngel Pons
2021-12-01soc/intel/common/pmc: Drop unnecessary pmc_ipc.c entrySubrata Banik
2021-11-30intel: cse_lite: Use cbfs_unverified_area APIJulius Werner
2021-11-29soc/intel/common: Include Alder Lake-N device IDsUsha P
2021-11-29soc/intel/alderlake: Trigger cse_fw_sync before DRAM InitSridhar Siricilla
2021-11-25soc/intel/alderlake: Add ADLP 4+4+2 power configurationsCurtis Chen
2021-11-25commonlib/cbmem_id.h: Fix typo in macro nameAngel Pons
2021-11-25soc/intel/adl: Modify SOC_INTEL_ALDERLAKE_DEBUG_CONSENT default valueKane Chen
2021-11-25soc/intel/elkhartlake: Update SA DIDs TableRick Lee
2021-11-25soc/intel/graphics/Kconfig: Guard optionsArthur Heymans
2021-11-25soc/intel/common/thermal: Refactor thermal block to improve reusabilitySubrata Banik
2021-11-24soc/intel/elkhartlake: Disable Intel PSE by defaultLean Sheng Tan
2021-11-23soc/intel/alderlake: remove tmp bar assignment for cpu crashlogKane Chen
2021-11-22soc/intel/cannonlake: Fix PEG1 _PRT generationArthur Heymans
2021-11-22soc/intel: Allow enable/disable ME via CMOSSean Rhodes
2021-11-22soc/intel/{adl,ehl,jsl,tgl}: Remove unused header `thermal.h`Subrata Banik
2021-11-20soc/intel/alderlake: Hook up common code for thermal configurationSubrata Banik
2021-11-20soc/intel/alderlake: Set `pch_thermal_trip` for Dynamic Thermal ShutdownSubrata Banik
2021-11-20soc/intel/common/thermal: Allow thermal configuration over PMCSubrata Banik
2021-11-20soc/intel/common/thermal: Use `clrsetbits32()` for setting LTTSubrata Banik
2021-11-20soc/intel/common/thermal: Hook up IA thermal block to romstageSubrata Banik
2021-11-20soc/intel/common/thermal: Drop unused parameter of pch_get_ltt_value()Subrata Banik
2021-11-19soc/intel/alderlake: Update the VccIn Aux Imon IccMax for ADL-MBora Guvendik
2021-11-18drivers/fsp: Rewrite post code hex values in lowercaseSean Rhodes
2021-11-18soc/intel/alderlake: Add Acoustic noise mitigation UPDsWisley Chen
2021-11-17Revert "soc/intel/adl: Drop SGPM, RGPM and EGPM methods"Maulik V Vaghela
2021-11-17soc/intel/../thermal: Fix return type of `pch_get_ltt_value()`Subrata Banik
2021-11-16soc/intel/../thermal: Drop `ltt_value` local variableSubrata Banik
2021-11-15soc/intel/alderlake: Fix build failure with enabled CSE stitchingBernardo Perez Priego
2021-11-15Reland "vboot_logic: Set VB2_CONTEXT_EC_TRUSTED in verstage_main"Hsuan-ting Chen
2021-11-15soc/intel/alderlake: Disable VT-d for early siliconsMeera Ravindranath
2021-11-15soc/intel/tigerlake: Add config option for S3 ACPISean Rhodes
2021-11-15soc/intel/tigerlake/apci: Only use SCM for ChromeOSSean Rhodes
2021-11-13soc/intel/xeon_sp: Fix size_t type mismatch in print statementPaul Menzel
2021-11-12soc/intel/common/block/pcie: Add ADL-P CPU PCIe Device IDsTracy Wu
2021-11-11lynxpoint/broadwell: Use `azalia_codecs_init()`Angel Pons
2021-11-11haswell/lynxpoint/broadwell: Use `azalia_codec_init()`Angel Pons
2021-11-11lynxpoint/broadwell: Use `azalia_program_verb_table()`Angel Pons
2021-11-11soc/intel: move SGX ACPI code to block/acpiMichael Niewöhner
2021-11-11Spell Intel Cooper Lake-SP with a spacePaul Menzel
2021-11-11arch/x86: Refactor the SMBIOS type 17 write functionSubrata Banik
2021-11-10Rename ECAM-specific MMCONF KconfigsShelley Chen
2021-11-09soc/intel/alderlake: Enable Intel FIVR RFI settingsWisley Chen
2021-11-09soc/intel: generate SSDT instead of using GNVS for SGXMichael Niewöhner
2021-11-09pci_mmio_cfg: Always use pci_s_* functionsNico Huber
2021-11-09ChromeOS: Fix <vc/google/chromeos/chromeos.h>Kyösti Mälkki
2021-11-08soc/intel: drop Kconfig `PM_ACPI_TIMER_OPTIONAL`Michael Niewöhner
2021-11-05soc/intel/denverton_ns: Refactor `detect_num_cpus_via_cpuid()`Angel Pons
2021-11-05soc/intel/xeon_sp: Refactor `get_threads_per_package()`Angel Pons
2021-11-05soc/intel/braswell: Make `num_cpus` unsignedAngel Pons
2021-11-05soc/intel/baytrail: Make `num_cpus` unsignedAngel Pons
2021-11-04soc/intel: Replace bad uses of `find_resource`Angel Pons
2021-11-03cpu/x86/Kconfig: Remove unused CPU_ADDR_BITSArthur Heymans
2021-11-03soc/intel/xeon_sp: disable PM ACPI timer if chosenMichael Niewöhner
2021-11-03soc/intel/alderlake: Allow devicetree override to leave some VR settings as d...Bora Guvendik
2021-11-02soc/intel/denverton_ns: Fetch addr bits at runtimeArthur Heymans
2021-11-02lib: Add new argument as `ddr_type` to smbios_bus_width_to_spd_width()Subrata Banik
2021-11-01soc/intel: Don't send CSE EOP if CSME is disabledSean Rhodes
2021-11-01soc/intel/braswell: Set GNVS DPTE via devicetreeAngel Pons
2021-11-01soc/intel/braswell/chip.h: Use `bool` typeAngel Pons
2021-11-01soc/intel/common/block/cse: Add get_me_fw_version functionJohnny Lin
2021-10-30lib: Use `smbios_bus_width_to_spd_width` for setting dimm.bus_widthSubrata Banik
2021-10-29soc/intel/alderlake: Add ACPI addition for USB4/TBT latency optimizationJohn Zhao
2021-10-29soc/intel/apollolake: Fix BUG-message when checking for XDCI deviceWerner Zeh
2021-10-29soc/intel/icelake: select SOC_INTEL_COMMON_BLOCK_ACPI_GPIOArthur Heymans
2021-10-27soc/intel/common/acpi: Correct IPC sub command for reading LPM requirementEthan Tsao
2021-10-26cpu/x86/Kconfig.debug_cpu: drop HAVE_DISPLAY_MTRRS optionFelix Held
2021-10-26soc/intel/quark/Kconfig: don't unselect CPU_X86_LAPICFelix Held
2021-10-26soc/intel/alderlake: set lock offset for gpio pad communitiesNick Vaccaro
2021-10-26soc/intel: Update api name for getting spi destination idWonkyu Kim
2021-10-26cpu/x86: Introduce and use `CPU_X86_LAPIC`Felix Held