summaryrefslogtreecommitdiff
path: root/src/soc/intel
AgeCommit message (Expand)Author
2020-05-20soc/intel/skylake: Mask lower 20 bits of TOLUD and TOLM in systemagent.aslFurquan Shaikh
2020-05-20soc/intel/skylake: Update systemagent.asl to ASL2.0Furquan Shaikh
2020-05-20soc/intel/common/block/acpi: Fix error in shift operation for GPCLFurquan Shaikh
2020-05-18src: Remove unused 'include <string.h>'Elyes HAOUAS
2020-05-18src: Remove unused 'include <lib.h>'Elyes HAOUAS
2020-05-18soc/intel/tigerlake: Add FSP UPD TcssDma0En and TcssDma1EnJohn Zhao
2020-05-18broadwell: update processor power limits configurationSumeet R Pawnikar
2020-05-18soc/intel/jasperlake: Add function to display ME firmware status infoKrishna Prasad Bhat
2020-05-18soc/intel/tigerlake: Add PchHdaIDispCodecDisconnect overrideEric Lai
2020-05-18skylake: update processor power limits configurationSumeet R Pawnikar
2020-05-18soc/intel/common/block/smbus: Use i2c read eeprom to speedup SPD readWim Vervoorn
2020-05-18jasperlake: update processor power limits configurationSumeet R Pawnikar
2020-05-18soc/intel/common: add processor power limits control supportSumeet R Pawnikar
2020-05-18soc/intel/tigerlake: Fix wrong operation region for CPU to PCH methodJohn Zhao
2020-05-18src: Remove leading blank lines from SPDX headerElyes HAOUAS
2020-05-17soc/intel/common: Rename cse_is_hfs3_fw_sku_custom()Sridhar Siricilla
2020-05-17soc/intel/common/block/acpi: Mask lower 20 bits of TOLUDFurquan Shaikh
2020-05-17soc/intel/common/block/acpi: Update northbridge.asl to ASL2.0 syntaxFurquan Shaikh
2020-05-15soc/intel: Correct comment on HMRFPO_ENABLE HECI commandSridhar Siricilla
2020-05-14soc/intel: Drop ABOVE_4GB_MEM_BASE_SIZE and use cpu_phys_address_size()Furquan Shaikh
2020-05-14soc/intel: Always advertise MMIO window above 4G in ACPI tablesFurquan Shaikh
2020-05-14soc/intel/common/block/systemagent: Use TOUUD as base for MMIO above 4GFurquan Shaikh
2020-05-13lib/spd_bin: add get_spd_sn functionJamie Chen
2020-05-13src/mainboard: Remove unused 'include <stdlib.h>'Elyes HAOUAS
2020-05-13src: Remove unused '#include <stddef.h>'Elyes HAOUAS
2020-05-13src: Remove unused '#include <stdint.h>'Elyes HAOUAS
2020-05-12soc/intel/skylake: Add ability to set root port ASPMWim Vervoorn
2020-05-12soc/intel/tigerlake: Correct IRQ interruptWonkyu Kim
2020-05-12device/pci_device: Extract pci_domain_set_resources from SOCRaul E Rangel
2020-05-12soc/intel/jasperlake: Remove deprecated UPDsRonak Kanabar
2020-05-12soc/intel/jasperlake: Add SATA related UPDs configurationRonak Kanabar
2020-05-12soc/intel/tigerlake: Control SATA and DMI power optimizationShaunak Saha
2020-05-12soc/intel/skl: Drop weak mainboard_memory_init_paramsAngel Pons
2020-05-11soc/intel/quark: Revamp file headersPatrick Georgi
2020-05-11treewide: Replace BSD-3-Clause and ISC headers with SPDX headersPatrick Georgi
2020-05-11treewide: split off license text, remove extra copyright noticesPatrick Georgi
2020-05-11treewide: Remove "this file is part of" linesPatrick Georgi
2020-05-11soc/intel/skylake: Allow setting of PcieRpMaxPayloadWim Vervoorn
2020-05-11soc/intel/tigerlake: Update C-State infoWonkyu Kim
2020-05-11soc/intel/xeon_sp: make CPX ramstage.h common for CPX, SKXMichael Niewöhner
2020-05-11soc/intel/jasperlake: Add ACPI device name for Storage controllersKarthikeyan Ramasubramanian
2020-05-11soc/intel/jasperlake: Enable end of post support in FSPAamir Bohra
2020-05-10src: Replace remaining GPLv2 long form headers with SPDX headerElyes HAOUAS
2020-05-09src/: Replace GPL boilerplate with SPDX headersPatrick Georgi
2020-05-09vboot: Clean up pre-RAM use of vboot_recovery_mode_enabled()Julius Werner
2020-05-08{security,soc}/*/Kconfig: Replace GPLv2 long form headers with SPDX headerElyes HAOUAS
2020-05-08soc/intel: Replace GPLv2 long form headers with SPDX headerElyes HAOUAS
2020-05-08soc/intel/skl: Drop `acpi_mainboard_gnvs`Angel Pons
2020-05-07soc/intel/tigerlake: Add PMC to platform ACPI name entryJohn Zhao
2020-05-06treewide: replace GPLv2 long form headers with SPDX headerPatrick Georgi
2020-05-06treewide: Move "is part of the coreboot project" line in its own commentPatrick Georgi
2020-05-06soc/intel/tgl: Synchronize GPIO ASL table with Linux kernelShaunak Saha
2020-05-06soc/intel/tigerlake: Print HPR_CAUSE0 registerderek.huang
2020-05-05soc/intel/jasperlake: Correct the EMMC PCR Port IDRonak Kanabar
2020-05-05soc/intel/jasperlake: Allow SD card power enable polarity configurationRonak Kanabar
2020-05-05soc/intel/tigerlake: Add PMC mux controlJohn Zhao
2020-05-04soc/intel/tigerlake: Update interrupt settingWonkyu Kim
2020-05-04src/soc/tigerlake: Update SerialIoDebugMode UPD in FSP-MSrinidhi N Kaushik
2020-05-04soc/intel/skl: always enable SataPwrOptEnableMichael Niewöhner
2020-05-04soc/intel/cannonlake: Add DisableHeciRetry to configChristian Walter
2020-05-04soc/intel/common/block/cse: Add boot partition related APIsSridhar Siricilla
2020-05-02acpi: Move ACPI table support out of arch/x86 (3/5)Furquan Shaikh
2020-05-01soc/intel/xeon_sp/cpx: Implement hide/unhide P2SB traditional danceAndrey Petrov
2020-05-01soc/intel/xeon_sp/cpx: Enable common P2SBAndrey Petrov
2020-05-01soc/intel/xeon_sp: Add C620 p2sb.hAndrey Petrov
2020-05-01xeon_sp, ocp/tiogapass: remove unused FSP-style GPIO defsMaxim Polyakov
2020-05-01soc/intel/baytrail: Fix 16-bit read/write PCI_COMMAND registerElyes HAOUAS
2020-05-01soc/intel/baytrail: Fix 16-bit read/write PCI_COMMAND registerElyes HAOUAS
2020-05-01soc/intel/braswell: Fix 16-bit read/write PCI_COMMAND registerElyes HAOUAS
2020-05-01soc/intel/cannonlake: Fix 16-bit read/write PCI_COMMAND registerElyes HAOUAS
2020-05-01soc/intel/common: Fix 16-bit read/write PCI_COMMAND registerElyes HAOUAS
2020-05-01soc/intel/broadwell: Fix 16-bit read/write PCI_COMMAND registerElyes HAOUAS
2020-05-01soc/intel/{jsl,tgl}: Rename PcdDebugInterfaceFlags macros for better understa...Subrata Banik
2020-05-01soc/intel/jasperlake: fix args of dimm_info_fill() for dram_part_numMarco Chen
2020-05-01soc/intel/cannonlake/bootblock: Fix FSP CARPatrick Rudolph
2020-05-01soc/intel/tigerlake: Fill PcieRpClkReqDetect from devicetreeMeera Ravindranath
2020-05-01soc/intel/jasperlake: Fill PcieRpClkReqDetect from devicetreeMeera Ravindranath
2020-05-01src: Remove not used 'include <smbios.h>'Elyes HAOUAS
2020-05-01src: Remove unused 'include <cpu/x86/cache.h>'Elyes HAOUAS
2020-05-01soc/intel/jasperlake: Add support to generate ACPI GPIO operationsKarthikeyan Ramasubramanian
2020-04-29soc/intel/tigerlake: Check SPD is not NULL before printEric Lai
2020-04-29soc/intel/tigerlake: Add method to look up GPIO com ID for an indexVenkata Krishna Nimmagadda
2020-04-29soc/intel/common: Add method to modify GPIO community PM configVenkata Krishna Nimmagadda
2020-04-28soc/intel/tigerlake: fix call to print_spd_info()Nick Vaccaro
2020-04-28device: Constify struct device * parameter to acpi_inject_dsdtFurquan Shaikh
2020-04-28device: Constify struct device * parameter to acpi_fill_ssdt()Furquan Shaikh
2020-04-28soc/intel: Constify struct device * parameter to intel_igd_get_controller_infoFurquan Shaikh
2020-04-28soc/intel: Constify struct device *param to sd_fill_soc_gpio_infoFurquan Shaikh
2020-04-28i2c/designware: Constify struct device * parameter to dw_i2c_soc_dev_to_busFurquan Shaikh
2020-04-28device: Constify struct device * parameter to write_acpi_tablesFurquan Shaikh
2020-04-28soc/intel/common/block/smbus: Set SPD array NULL if no DIMM presentEric Lai
2020-04-28soc/intel/cannonlake: Report driver strength by _DSM in eMMC ACPI deviceKane Chen
2020-04-28soc/intel/cometlake: Add ucode from repoFelix Singer
2020-04-28soc/intel/jasperlake: Add new MCH device idsMaulik V Vaghela
2020-04-28soc/baytrail/raminit: Populate SMBIOS type 17 tablesMatt DeVillier
2020-04-26soc/intel/apollolake: Avoid CONFIG_PCIEX_LENGTH_256MB selectionSubrata Banik
2020-04-25soc/intel/tigerlake: Fix FSP SPD index for DDR4Furquan Shaikh
2020-04-24soc/intel/xeon_sp/cpx: Calculate number of threads based on socketsAndrey Petrov
2020-04-24soc/intel/xeon_sp/cpx: Bump MAX_CPUSAndrey Petrov
2020-04-24soc/intel/xeon_sp/cpx: Work around FSP-M issuesAndrey Petrov