summaryrefslogtreecommitdiff
path: root/src/soc/intel
AgeCommit message (Expand)Author
2015-08-13skylake: Add Deep Sx configuration for wake pinsDuncan Laurie
2015-08-13skylake: remove CBFS_SIZE option in SoC directoryAaron Durbin
2015-08-13skylake: fix garbled patch from upstreamAaron Durbin
2015-08-13soc/common/intel: Reset is not dependend upon FSPLee Leahy
2015-07-29skylake: Update microcode reload in ramstage.Rizwan Qureshi
2015-07-29Skylake: Fix microcode reload in bootblock cpu initRizwan Qureshi
2015-07-29skylake: clean-up pei_datarobbie zhang
2015-07-29skylake: align power management names with hardwareAaron Durbin
2015-07-29skylake: provide pcr helper to get a port's register spaceAaron Durbin
2015-07-29skylake: prefix the gpio functions with 'gpio_'Aaron Durbin
2015-07-29skylake: remove unused types and definitions in gpio.hAaron Durbin
2015-07-29intel/braswell: fix buildJenny TC
2015-07-29BCRD2: Enable PMIC SVID configJenny TC
2015-07-29skylake: remove the redundant fspNotify in chip final.robbie zhang
2015-07-29skylake: Rework microcode include pathDuncan Laurie
2015-07-24skylake: Fix building without serial consoleDuncan Laurie
2015-07-23intel: common: Let mainboard supplement FSP memory infoDuncan Laurie
2015-07-23intel/common: Add SMBIOS memory widthLee Leahy
2015-07-23skylake: sanitize pcr header for ACPI and assemblerAaron Durbin
2015-07-23skylake: provide more clarity for PCR accessAaron Durbin
2015-07-21intel/fsp_baytrail: Support Baytrail FSP Gold4 releaseYork Yang
2015-07-21skylake: add global reset cause registers to power stateAaron Durbin
2015-07-21skylake: take into account deep s3 in power failure checkAaron Durbin
2015-07-21skylake: read out and report full width of gen_pmcon registersAaron Durbin
2015-07-21Glados: Update Serial IO modes in devicetreeNaveen Krishna Chatradhi
2015-07-21intel/skylake: support 32bit uart8250_mem driver in romstageNaveen Krishna Chatradhi
2015-07-21intel/common: remove printk in pre_console_init()rsatapat
2015-07-21Skylake: Initialize GPIOs for UART2rsatapat
2015-07-21Skylake: Only support UART2 as debug port, clean up the restNaveen Krishna Chatradhi
2015-07-21intel fsp: remove CHIPSET_RESERVED_MEM_BYTESAaron Durbin
2015-07-21Braswell: Remove GOP from normal boot mode.Abhay Kumar
2015-07-21skylake: re-enable PCIe L1 sub statesAaron Durbin
2015-07-21skylake: honor pcie root port settings already in chip.hAaron Durbin
2015-07-21skylake: Show SPI controller if enabled in devicetree.cbDuncan Laurie
2015-07-21braswell: clean up \_PR entriesJagadish Krishnamoorthy
2015-07-17soc/intel: Remove microcode terminatorsStefan Reinauer
2015-07-17skylake: remove whitespace from ASL filesStefan Reinauer
2015-07-16soc/intel: Add Skylake SOC supportLee Leahy
2015-07-16soc/intel/skylake: Use Broadwell as comparision base for Skylake SOCLee Leahy
2015-07-14Braswell: Use CBFS image type nameLee Leahy
2015-07-14azalia: fix up and clean up shrinkage of boilerplate codeJonathan A. Kollasch
2015-07-10Braswell: Move the microcode into a subdirectoryLee Leahy
2015-07-08Braswell: Fix error in the warranty statementLee Leahy
2015-07-07x86: Drop -Wa,--divideStefan Reinauer
2015-07-06Braswell: Update to end of June.Lee Leahy
2015-07-06Braswell: Update the ACPI tablesLee Leahy
2015-07-04Kconfig: Fix references to obsolete symbolsMartin Roth
2015-07-02Move baytrail & fsp_baytrail to the common IFD interface.Martin Roth
2015-06-26soc/intel/common: Restrict common romstage/ramstage code to FSPLee Leahy
2015-06-25Braswell: Remove copyright addressLee Leahy
2015-06-25Braswell: Add Braswell SOC supportLee Leahy
2015-06-25soc/intel/common/Kconfig: Fix warning & whitespaceMartin Roth
2015-06-24Intel/common: Remove copyright addressLee Leahy
2015-06-24Intel Common SOC: Add romstage supportLee Leahy
2015-06-24Kconfig: Get rid of obsolete symbolsMartin Roth
2015-06-23Kconfig: Move CBFS_SIZE into Mainboard menuMartin Roth
2015-06-23intel/broadwell: Fix refcode handlingPatrick Georgi
2015-06-23broadwell: fix typoPatrick Georgi
2015-06-22Remove incorrect Kconfig expressionsMartin Roth
2015-06-21Remove old HAVE_UART_MEMORY_MAPPED select statementsMartin Roth
2015-06-09stage_cache: use cbmem init hooksAaron Durbin
2015-06-09cbmem: add indicator to hooks if cbmem is being recoveredAaron Durbin
2015-06-09cbmem: Unify CBMEM init tasks with CBMEM_INIT_HOOK() APIKyösti Mälkki
2015-06-08Remove empty lines at end of fileElyes HAOUAS
2015-06-05device_ops: add device_t argument to write_acpi_tablesAlexander Couzens
2015-06-05device_ops: add device_t argument to acpi_fill_ssdt_generatorAlexander Couzens
2015-06-05device_ops: add device_t argument to acpi_inject_dsdt_generatorAlexander Couzens
2015-06-04devicetree: Change scan_bus() prototype in device opsKyösti Mälkki
2015-06-04devicetree: Discriminate device ops scan_bus()Kyösti Mälkki
2015-06-02assets: abstract away the firmware assets used for bootingAaron Durbin
2015-06-02cbfs: new API and better program loadingAaron Durbin
2015-05-29intel/broadwell: Hide use of acpi_slp_typeKyösti Mälkki
2015-05-29chromeos: always enable timestampsStefan Reinauer
2015-05-28smm: Merge configs SMM_MODULES and SMM_TSEGVladimir Serbinenko
2015-05-28Remove address from GPLv2 headersPatrick Georgi
2015-05-27Move TPM code out of chromeosVladimir Serbinenko
2015-05-26fmap: new API using region_deviceAaron Durbin
2015-05-26acpigen: Remove all explicit length trackingVladimir Serbinenko
2015-05-26acpi: Remove monolithic ACPIVladimir Serbinenko
2015-05-23baytrail: Switch to per-device ACPIVladimir Serbinenko
2015-05-23Braswell: Use Baytrail as Comparison BaseLee Leahy
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2015-05-20acpi: make fill_slit and fill_srat into arguments.Vladimir Serbinenko
2015-05-13baytrail: broadwell: correct refcode loadingAaron Durbin
2015-05-053rdparty: move to 3rdparty/blobsPatrick Georgi
2015-05-053rdparty: Move to blobsPatrick Georgi
2015-05-04intel/fsp_baytrail: Fix SPI debuggingDavid Imhoff
2015-05-01intel: Correct MMIO related ACPI table settingsDave Frodin
2015-04-30intel/broadwell: Allow using non-fake IFD descriptorPatrick Georgi
2015-04-30intel/broadwell: bootstate mechanism only exists in ramstagePatrick Georgi
2015-04-30intel/broadwell: Don't select MONOTONIC_TIMER_MSRPatrick Georgi
2015-04-30intel/broadwell: Build monotonic timer driver for SMMPatrick Georgi
2015-04-30chromeos: Add missing headersPatrick Georgi
2015-04-30kbuild: Don't require intel/common changes for every socStefan Reinauer
2015-04-29kbuild: automatically include SOCsStefan Reinauer
2015-04-28fsp platforms: consolidate FspNotify callsMartin Roth
2015-04-27intel/fsp_baytrail: Fix default SMM_TSEG_SIZE valueDavid Imhoff
2015-04-24fsp: Move fsp to fsp1_0Marc Jones
2015-04-22intel/broadwell: guard CHROMEOS support betterPatrick Georgi
2015-04-22coreboot: common stage cacheAaron Durbin
generated by cgit v1.2.3 (git 2.25.1) at 2024-10-30 02:51:40 +0000