aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel
AgeCommit message (Expand)Author
2015-05-27Move TPM code out of chromeosVladimir Serbinenko
2015-05-26fmap: new API using region_deviceAaron Durbin
2015-05-26acpigen: Remove all explicit length trackingVladimir Serbinenko
2015-05-26acpi: Remove monolithic ACPIVladimir Serbinenko
2015-05-23baytrail: Switch to per-device ACPIVladimir Serbinenko
2015-05-23Braswell: Use Baytrail as Comparison BaseLee Leahy
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2015-05-20acpi: make fill_slit and fill_srat into arguments.Vladimir Serbinenko
2015-05-13baytrail: broadwell: correct refcode loadingAaron Durbin
2015-05-053rdparty: move to 3rdparty/blobsPatrick Georgi
2015-05-053rdparty: Move to blobsPatrick Georgi
2015-05-04intel/fsp_baytrail: Fix SPI debuggingDavid Imhoff
2015-05-01intel: Correct MMIO related ACPI table settingsDave Frodin
2015-04-30intel/broadwell: Allow using non-fake IFD descriptorPatrick Georgi
2015-04-30intel/broadwell: bootstate mechanism only exists in ramstagePatrick Georgi
2015-04-30intel/broadwell: Don't select MONOTONIC_TIMER_MSRPatrick Georgi
2015-04-30intel/broadwell: Build monotonic timer driver for SMMPatrick Georgi
2015-04-30chromeos: Add missing headersPatrick Georgi
2015-04-30kbuild: Don't require intel/common changes for every socStefan Reinauer
2015-04-29kbuild: automatically include SOCsStefan Reinauer
2015-04-28fsp platforms: consolidate FspNotify callsMartin Roth
2015-04-27intel/fsp_baytrail: Fix default SMM_TSEG_SIZE valueDavid Imhoff
2015-04-24fsp: Move fsp to fsp1_0Marc Jones
2015-04-22intel/broadwell: guard CHROMEOS support betterPatrick Georgi
2015-04-22coreboot: common stage cacheAaron Durbin
2015-04-21broadwell: Clear USB3.0 PORTSC status bits in sleep_prepare.Todd Broch
2015-04-21broadwell: indent xhci codePatrick Georgi
2015-04-21broadwell: Skip pre-graphics delay in resume pathDuncan Laurie
2015-04-21broadwell: Implement Recovery ButtonRyan Lin
2015-04-18broadwell: Set C9/C10 vccminDuncan Laurie
2015-04-18broadwell: Disable XHCI compliance mode entryDuncan Laurie
2015-04-18soc/intel/common: Add common reset codeLee Leahy
2015-04-18soc/intel/common: Add function to protect MRC cacheDuncan Laurie
2015-04-18broadwell: add ROM stage pre console init call backWenkai Du
2015-04-15broadwell: Fixes for _SWS supportDuncan Laurie
2015-04-15broadwell: Remove unused bootblock codeDuncan Laurie
2015-04-15broadwell: Clean up ME device and add new ME10 flowDuncan Laurie
2015-04-15soc/baytrail: Use microcode from the blobs repositoryMarc Jones
2015-04-15soc/broadwell: Use microcode from the blobs repositoryMarc Jones
2015-04-14broadwell: Remove TPM device from lpc.aslDuncan Laurie
2015-04-13broadwell: Work around VBIOS framebuffer issueDuncan Laurie
2015-04-13broadwell: Fix incorrect SATA port map maskWenkai Du
2015-04-13broadwell: Enable double self refresh by defaultDuncan Laurie
2015-04-10baytrail: correct NC pin to GPO pin according to BYT platform design guideKane Chen
2015-04-10broadwell: Correct XHCI offset for USB 3.0 portsJulius Werner
2015-04-10broadwell: Set PCIe replay timeout to 0xDDuncan Laurie
2015-04-10baytrail: add code for supporting 2x ddr refresh rateKane Chen
2015-04-10broadwell: Add configuration for tuning VR for C-state operationsDuncan Laurie
2015-04-10broadwell: Preserve VbNv around cmos_initDuncan Laurie
2015-04-10broadwell: Add function to apply PRR to a range of SPI flashDuncan Laurie
2015-04-10broadwell: Turn off panel backlight in S5 SMI handlerDuncan Laurie
2015-04-10broadwell: Skip steps when disabling PCIe portDuncan Laurie
2015-04-10broadwell: Remove XHCI workarounds on WPTDuncan Laurie
2015-04-10broadwell: Only do pre-graphics delay when running option romDuncan Laurie
2015-04-10broadwell: Fix PCIe ports programming sequences to enable HSIOPCWenkai Du
2015-04-10broadwell: Update SATA Gen3 TX adjustment registersDuncan Laurie
2015-04-10broadwell: Add a few bits to finalize stepDuncan Laurie
2015-04-10baytrail: fix the coding error on PCIe L1 exit latencyKevin L Lee
2015-04-10Baytrail: Prior to PCI scan, wait for LCTL to be active in 50 msKevin Hsieh
2015-04-10Broadwell: Set boot_mode of pei_data before running reference codeKenji Chen
2015-04-10broadwell: Increase I2C SDA hold timing to 300nsChiranjeevi Rapolu
2015-04-10broadwell: add RCBA posting read after writingWenkai Du
2015-04-10Broadwell: Synchronization with FRC for Root Port Power ManagementKenji Chen
2015-04-10broadwell: Skip DDI-A enable in S3 resumeDuncan Laurie
2015-04-10broadwell: Add support for ACPI \_GPE._SWSDuncan Laurie
2015-04-10baytrail: Switch from ACPI mode to PCI mode for legacy supportMarc Jones
2015-04-08console: fix Kconfig usesPatrick Georgi
2015-04-07broadwell: Change all SoC headers to <soc/headername.h> systemJulius Werner
2015-04-07baytrail: Change all SoC headers to <soc/headername.h> systemJulius Werner
2015-04-07kconfig: drop intermittend forwarder filesStefan Reinauer
2015-04-06baytrail: Fix hdmi audio choppy issueKein Yuan
2015-04-06baytrail: reinitialize spi controller in SMM finalizationAaron Durbin
2015-04-04build system: rename __BOOT_BLOCK__ and __VER_STAGE__Patrick Georgi
2015-04-04broadwell: Enable turbo ratio if availableDuncan Laurie
2015-04-04Broadwell: Pass TSC value to romstage_mainLee Leahy
2015-04-04broadwell: fix typo in pei_dataDuncan Laurie
2015-04-04broadwell: Add USB3 PHY tuning fields to PEI DATADuncan Laurie
2015-04-04Baytrail: Fix no_dev_behind_port not executed for RP1/2/3.Kenji Chen
2015-04-04Broadwell: Fix PCIe L1 Sub-State capability ID not filled.Kenji Chen
2015-04-04broadwell: Fix building with USE=quiet-cbDuncan Laurie
2015-04-03rmodule: use struct prog while loading rmodulesAaron Durbin
2015-04-02Broadwell: Select PCIE_L1_SUB_STATE and apply Broadwell settings.Kenji Chen
2015-04-02broadwell: Disable ADSP power gating feature by defaultDuncan Laurie
2015-04-02broadwell: Add event log entry for GPIO27Duncan Laurie
2015-04-02Broadwell: Reg_Script: add END tag to array "smbus_init_script"Ryan Lin
2015-04-02Broadwell: Synchronize for power management with FRCKenji Chen
2015-04-02Broadwell: Synchronize RO, Link Arbiter, and OBFF with FRCKenji Chen
2015-04-02Broadwell: Revise programming flow for write-once registersKenji Chen
2015-04-02broadwell: Configure IOSF Port and Grant CountKenji Chen
2015-04-02Samus: Synchronization with FRC to enable PCIe Relaxed Order.Kenji Chen
2015-04-02baytrail: Change USB3 PLL VCO and iCLK PLL current on BYT-M/D CPUKein Yuan
2015-04-02broadwell: Update PCIe configuration to follow BWGKane Chen
2015-04-02broadwell: Clear pending GPE events before entering sleep stateDuncan Laurie
2015-04-02Baytrail: Change PCIe root disable algorithmKenji Chen
2015-04-02Baytrail: add _PRT to each PCIe root port deviceTed Kuo
2015-04-02broadwell: Add reporting of broadwell MCH revisionDuncan Laurie
2015-04-02broadwell: Change CPUID 306D4 to report "E0 or F0"Duncan Laurie
2015-04-02broadwell: me: Fix typo and add missing phase stateDuncan Laurie
2015-04-01cbfs: correct types used for accessing filesAaron Durbin
2015-03-30broadwell: fix HAVE_REFCODE_BLOB build errorsAaron Durbin
generated by cgit v1.2.3 (git 2.39.1) at 2024-07-17 13:19:38 +0000