summaryrefslogtreecommitdiff
path: root/src/soc/intel
AgeCommit message (Expand)Author
2020-09-17soc/intel/common/block/chip: Refactor chip_get_common_soc_structure()Subrata Banik
2020-09-17soc/intel/common/block: Add NULL check for 'ctx' pointerSubrata Banik
2020-09-16soc/intel/common/block: Do not die if PRMRR size unsupportedAngel Pons
2020-09-16xeon_sp/skx: Reorder pci_devs.hMarc Jones
2020-09-16xeon_sp/cpx/pci_devs.h: Remove duplicate definesMarc Jones
2020-09-15soc/intel/alderlake/romstage: Do initial SoC commit till romstageSubrata Banik
2020-09-15soc/intel/common/block/cpu: Fix boot failurePatrick Rudolph
2020-09-15common/block/pmc: Add a check to program the PchPmPwrCycDurV Sowmya
2020-09-14soc/intel/common/block: Use pci_dev_request_bus_master for BM enablingSubrata Banik
2020-09-14soc/intel/{cnl,icl,jsl,tgl}: Clean up chip.hSubrata Banik
2020-09-14soc/intel/jasperlake: Clean up iomap.h and systemagent.hSubrata Banik
2020-09-14soc/intel/cnl: Add ACPI support for PMC core OS driverMichael Niewöhner
2020-09-14soc/intel/xeon_sp/cpx: display FSP_PREV_BOOT_ERR_SRC_HOBJonathan Zhang
2020-09-14soc/intel/tigerlake: Increase PRERAM_CBMEM_CONSOLE_SIZE to 8KBAnil Kumar
2020-09-14soc/intel/tigerlake: Select USE_CAR_NEM_ENHANCED_V2 for tigerlakeShreesh Chhabbi
2020-09-14soc/intel/common/cpu: Update COS mask calculation for NEM enhanced modeAamir Bohra
2020-09-12soc/intel/common/block/*/Kconfig: Guard options with if-blocksAngel Pons
2020-09-12soc/intel/denverton_ns/uart_debug: include header for uart_platform_baseFelix Held
2020-09-12include/console/uart: make index parameter unsignedFelix Held
2020-09-11soc/intel/tigerlake: Clean up systemagent.hSubrata Banik
2020-09-10soc/intel/alderlake: Rename pch_init() codeSubrata Banik
2020-09-10soc/intel/tigerlake: Maintain consistent tab in iomap.hSubrata Banik
2020-09-09soc/intel/common/block/imc: Drop unused codeAngel Pons
2020-09-09soc/intel/common/block/uart/Kconfig: Drop unused symbolsAngel Pons
2020-09-09soc/intel/xeon_sp: Select CPU_INTEL_COMMONAngel Pons
2020-09-09soc/intel/cannonlake: Add PCIe ports on PCH-HPatrick Rudolph
2020-09-09apollolake: Define MAX_CPUS at SoC scopeAngel Pons
2020-09-09geminilake: Factor out MAX_CPUS valueAngel Pons
2020-09-09soc/intel/apollolake: Rename `SOC_INTEL_GLK` symbolAngel Pons
2020-09-09vendorcode/intel/fsp/fsp2_0/adl: Add FSP header file version 1332Subrata Banik
2020-09-08pci_ids: Add Alder Lake DTT PCI IDsSubrata Banik
2020-09-08pci_ids: Add Alder Lake IPU PCI IDsSubrata Banik
2020-09-08soc/intel/baytrail: Add missing GSM size definitionsAngel Pons
2020-09-08soc/intel/denverton_ns/Kconfig: Drop unused 'IQAT_MEMORY_REGION_SIZE'Elyes HAOUAS
2020-09-08soc/intel/tigerlake: Skip GPIO configuration from FSPSrinidhi N Kaushik
2020-09-08soc/intel/elkhartlake: Update SA & PM related definitionsTan, Lean Sheng
2020-09-08soc/intel/elkhartlake: Update PMC related register definitionsTan, Lean Sheng
2020-09-08soc/intel/elkhartlake: Add CPU, SA, PCH & IGD DIDs TableTan, Lean Sheng
2020-09-08soc/intel/elkhartlake/acpi: Copy acpi directory from jasperlakeTan, Lean Sheng
2020-09-08soc/intel/elkhartlake: Do initial SoC commit till ramstageTan, Lean Sheng
2020-09-08soc/intel/apollolake: Hook up ENABLE_VMXAngel Pons
2020-09-08soc/intel/apollolake: Select CPU_INTEL_COMMONAngel Pons
2020-09-08soc/intel/broadwell: Drop `gpu_panel_port_select`Angel Pons
2020-09-08soc/intel/tigerlake: Add SMRR Locking supportTim Wawrzynczak
2020-09-08soc/intel/common: Add SMRR Lock Supported bit definition for MTRR_CAPTim Wawrzynczak
2020-09-06soc/intel/apl: Add panel power and backlight configurationNico Huber
2020-09-06soc/intel: skl,cnl,icl,jsl,tgl: disable usb over-current pin by defaultMichael Niewöhner
2020-09-05soc/intel/alderlake/bootblock: Do initial SoC commit till bootblockSubrata Banik
2020-09-04soc/intel/{jasperlake,tigerlake}/Kconfig: Drop redundant 'select CPU_INTEL_CO...Elyes HAOUAS
2020-09-04soc/intel/cnl: Enable HECI3 depending on devicetreeFelix Singer
2020-09-04soc/intel/tigerlake: Remove unused PID_SDX macroSubrata Banik
2020-09-03soc/intel/cnl: Allow using the remaining Comet Lake FSPsFelix Singer
2020-09-033rdparty/fsp: Update submodule pointer to current masterFelix Singer
2020-09-03soc/intel/cnl: Add new Kconfig option which matches its FSPs nameFelix Singer
2020-09-02soc/intel/tigerlake: Add mainboard hook for overriding SoC configJes Klinke
2020-09-02soc/intel/xeon_sp/Kconfig: Drop redundant 'select POSTCAR_CONSOLE'Elyes HAOUAS
2020-09-02{nb,soc}/intel/{haswell,broadwell}/memmap.c: Use ALIGN_DOWN(x, a)Elyes HAOUAS
2020-09-01{include,mb,soc,sb,vendorcode}: Make hexadecimal notation consistentSubrata Banik
2020-08-31soc/intel/elkhartlake/romstage: Do initial SoC commit till romstageTan, Lean Sheng
2020-08-31soc/intel/elkhartlake/bootblock: Do initial SoC commit until bootblockTan, Lean Sheng
2020-08-29PCI IDs: Add PCI ID for CML DPTF/DTT PCI deviceEdward O'Callaghan
2020-08-28vendorcode/intel/fsp/fsp2_0/CPX-SP: update to ww34 release and adapt socJonathan Zhang
2020-08-28soc/intel/tigerlake: add ddr4-spd-empty.hexAaron Durbin
2020-08-28util: Add memory parts needed by zork boardsRob Barnes
2020-08-28util/gen_spd: translate DeviceBusWidth to die bus widthNick Vaccaro
2020-08-28util: rename lp4x spds to include "lp4x-" in nameNick Vaccaro
2020-08-28util: volteer/dedede: move generic SPDs to common locationNick Vaccaro
2020-08-27soc/intel/common: Include Elkhart Lake SA IDsTan, Lean Sheng
2020-08-27soc/intel/common: Add Elkhart Lake B0 CPU IDTan, Lean Sheng
2020-08-26soc/intel/tigerlake: Rename pch_init() codeAlexey Buyanov
2020-08-25util: Add spd_tools to generate DDR4 SPDs for TGL boardsNick Vaccaro
2020-08-25soc/intel/jasperlake: Disable multiphase SI initRonak Kanabar
2020-08-25soc/intel/jasperlake: Select PLATFORM_USES_FSP2_2Ronak Kanabar
2020-08-24mrc_cache: Add mrc_cache fetch functions to support non-x86 platformsShelley Chen
2020-08-24soc/intel/jasperlake: Run pmc_set_acpi_mode() during .init in pmc_opsKane Chen
2020-08-24soc/intel/tigerlake: Fix IPU and Vtd configRavi Sarawadi
2020-08-24soc/intel/jasperlake: use UDK_202005_BINDINGRonak Kanabar
2020-08-24soc/intel/common: Add downgrade support for CSE FirmwareSridhar Siricilla
2020-08-23soc/intel/cnl: Configure FSP option PcieRpSlotImplementedNico Huber
2020-08-21SMM: Validate more user-provided pointersPatrick Rudolph
2020-08-21soc/intel/tigerlake: Enable long cr50 ready pulsesJes Klinke
2020-08-21soc/intel/apollolake: Select HAVE_ASAN_IN_ROMSTAGEHarshit Sharma
2020-08-20cse_lite: Move global reset after MRC writebackCaveh Jalali
2020-08-20soc/intel/xeon_sp/cpx/Kconfig: Relocate 'select CACHE_MRC_SETTINGS'Elyes HAOUAS
2020-08-18elog: rename ELOG_WAKE_SOURCE_GPIO to ELOG_WAKE_SOURCE_GPEAaron Durbin
2020-08-18soc/intel/jasperlake: Fix PMC_GPE_DW mappingMeera Ravindranath
2020-08-18soc/intel/jasperlake: Increase PRERAM_CBMEM_CONSOLE_SIZE to 5KBMeera Ravindranath
2020-08-18src: Remove unused 'include <delay.h>'Elyes HAOUAS
2020-08-18src: Remove unused 'include <lib.h>'Elyes HAOUAS
2020-08-18soc/intel/common/block/pmc/pmclib.c: Remove unused '<pc80/mc146818rtc.h>'Elyes HAOUAS
2020-08-18src: Remove unused 'include <stddef.h>Elyes HAOUAS
2020-08-18src: Remove unneded whitespace before tabElyes HAOUAS
2020-08-18xeon_sp/cpx: Fix get_system_memory_map to return the correct addressJohnny Lin
2020-08-18xeon_sp/cpx: Enable ACPI P-state supportJingle Hsu
2020-08-18soc/intel/jasperlake: Configure IPU based on devicetreeMaulik V Vaghela
2020-08-18soc/intel/common: Add support for LPSS UART in ACPI modePatrick Rudolph
2020-08-17soc/intel/skylake/acpi.c: Name devices on secondary busBenjamin Doron
2020-08-17soc/intel/tigerlake: Allow fine grained control of S0iX statesJes Klinke
2020-08-17{soc/intel/common,sb/intel/lynxpoint}/hda_verb.c: Reduce differencesElyes HAOUAS
2020-08-17soc/intel/common: Move common HDA registers to <device/azalia_device.h>Elyes HAOUAS