index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
gitea
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
tigerlake
Age
Commit message (
Expand
)
Author
2020-06-22
soc/intel/tigerlake: Add CmdMirror option in chip.h
David Wu
2020-06-22
mb/google/volteer: Override power limits with SKU-specific limits
Tim Wawrzynczak
2020-06-22
soc/intel/tigerlake: Update platform.asl to ASL2.0 syntax
V Sowmya
2020-06-19
soc/intel/tigerlake: Update TCSS for SW CM support
John Zhao
2020-06-19
tigerlake: add unique acpi device ids for dptf
Sumeet R Pawnikar
2020-06-18
soc/intel/tigerlake: Enable FSP-S compression
Karthikeyan Ramasubramanian
2020-06-17
soc/soch/intel/tigerlake: Integrate PCIe hot-plug config UPD
Wonkyu Kim
2020-06-16
soc/intel/common: Replace smm_soutbridge_enable(SMI_FLAGS)
Kyösti Mälkki
2020-06-16
arch/x86: Create helper for APM_CNT SMI triggers
Kyösti Mälkki
2020-06-14
soc/intel/tigerlake: enable CPU_INTEL_COMMON
Alex Levin
2020-06-12
soc/intel/tigerlake: Add devicetree support to change PCH VR settings
Venkata Krishna Nimmagadda
2020-06-10
soc/intel/tigerlake: Add Hot-Plug and PME event handlers for Thunderbolt
John Zhao
2020-06-10
ACPI: Remove Kconfig COMMON_FADT
Kyösti Mälkki
2020-06-09
soc/intel/tigerlake: Set FSPS UPD ITbtConnectTopologyTimeoutInMs
John Zhao
2020-06-09
soc/intel/tigerlake: Increase heap size
Duncan Laurie
2020-06-08
spd/lp4x: Set manufacturer part name to blank (0x20)
Furquan Shaikh
2020-06-07
soc/intel/tigerlake/acpi: Update gpio_op.asl to ASL2.0 syntax
Venkata Krishna Nimmagadda
2020-06-06
soc/intel/tigerlake: Add CPU ID for TGL B0
Jamie Ryu
2020-06-06
lp4x: Add new memory parts and generate SPDs
Furquan Shaikh
2020-06-06
soc/intel/tigerlake: Generate LP4x SPD files using gen_spd.go
Furquan Shaikh
2020-06-03
soc/tigerlake: Fix 16-bit read/write PCI_COMMAND register
Elyes HAOUAS
2020-06-03
soc/intel/tigerlake: update elog to include CSME reset causes
derek.huang
2020-06-02
soc/intel/common/{pch,sata}: Remove SATA common code driver
Subrata Banik
2020-06-02
src: Remove unused 'include <bootstate.h>'
Elyes HAOUAS
2020-06-02
{icelake,jasperlake,skylake,tigerlake}/bootblock.c: Clean up includes
Elyes HAOUAS
2020-06-02
src: Remove unused '#include <cpu/x86/lapic.h>'
Elyes HAOUAS
2020-05-31
soc/intel/tigerlake/acpi: Update pch_hda.asl to ASL2.0 syntax
Venkata Krishna Nimmagadda
2020-05-31
soc/intel/tigerlake/acpi: Update camera_clock_ctl.asl to ASL2.0
Venkata Krishna Nimmagadda
2020-05-30
soc/intel/tigerlake: Configure TcssDma0En and TcssDma1En
John Zhao
2020-05-28
soc/intel/tigerlake: Implement soc_get_pmc_mux_device()
Tim Wawrzynczak
2020-05-28
soc/intel/tigerlake: Generate PMC ACPI device at runtime
Tim Wawrzynczak
2020-05-28
soc/intel/tigerlake: Configure THC
Wonkyu Kim
2020-05-28
soc/intel/tigerlake: Correct GPIO community PID configuration
Eric Lai
2020-05-28
soc/intel/common: Improve Type16 SMBIOS tables
Patrick Rudolph
2020-05-27
soc/intel/gma: Implement fsp_soc_get_igd_bar() in common code
Nico Huber
2020-05-27
soc/intel/gma: Move display and opregion init to common code
Nico Huber
2020-05-27
drivers/intel/gma: Move IGD OpRegion to CBMEM
Nico Huber
2020-05-26
soc/intel/tigerlake: Remove MIPI clock setting from devicetree
Srinidhi N Kaushik
2020-05-26
soc/intel/tigerlake: Delete unused configuration
Wonkyu Kim
2020-05-26
soc/intel/tigerlake: Disable VMD
Wonkyu Kim
2020-05-26
soc/intel/tigerlake: Add FSP UPD D3HotEnable and D3ColdEnable
John Zhao
2020-05-26
soc/intel/tigerlake: Fix wrong operation region for CPU to PCH method
John Zhao
2020-05-23
soc/intel/{jsl,tgl}: Override PRERAM_CBMEM_CONSOLE_SIZE default value
Subrata Banik
2020-05-22
soc/intel/tigerlake: Provide SoundWire controller properties
Duncan Laurie
2020-05-22
soc/intel/tigerlake: Add definition for PMC EPOC
Duncan Laurie
2020-05-20
tigerlake: enable DPTF functionality for volteer
Sumeet R Pawnikar
2020-05-20
soc/intel/tigerlake: Add TCSS devices to soc_acpi_name()
Duncan Laurie
2020-05-20
soc/intel/tigerlake: Move pmc_soc_set_afterg3_en to pmutil
Tim Wawrzynczak
2020-05-20
soc/intel/tigerlake: Move PMC PCI resources under PMC device
Tim Wawrzynczak
2020-05-20
tigerlake: update processor power limits configuration
Sumeet R Pawnikar
2020-05-20
soc/tigerlake: Add devicetree configurability for IomTypeCPortPadCfg
Brandon Breitenstein
2020-05-18
soc/intel/tigerlake: Add FSP UPD TcssDma0En and TcssDma1En
John Zhao
2020-05-18
soc/intel/tigerlake: Add PchHdaIDispCodecDisconnect override
Eric Lai
2020-05-18
soc/intel/tigerlake: Fix wrong operation region for CPU to PCH method
John Zhao
2020-05-18
src: Remove leading blank lines from SPDX header
Elyes HAOUAS
2020-05-14
soc/intel: Drop ABOVE_4GB_MEM_BASE_SIZE and use cpu_phys_address_size()
Furquan Shaikh
2020-05-14
soc/intel/common/block/systemagent: Use TOUUD as base for MMIO above 4G
Furquan Shaikh
2020-05-12
soc/intel/tigerlake: Correct IRQ interrupt
Wonkyu Kim
2020-05-12
device/pci_device: Extract pci_domain_set_resources from SOC
Raul E Rangel
2020-05-12
soc/intel/tigerlake: Control SATA and DMI power optimization
Shaunak Saha
2020-05-11
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-05-11
soc/intel/tigerlake: Update C-State info
Wonkyu Kim
2020-05-09
src/: Replace GPL boilerplate with SPDX headers
Patrick Georgi
2020-05-08
soc/intel: Replace GPLv2 long form headers with SPDX header
Elyes HAOUAS
2020-05-07
soc/intel/tigerlake: Add PMC to platform ACPI name entry
John Zhao
2020-05-06
treewide: replace GPLv2 long form headers with SPDX header
Patrick Georgi
2020-05-06
treewide: Move "is part of the coreboot project" line in its own comment
Patrick Georgi
2020-05-06
soc/intel/tgl: Synchronize GPIO ASL table with Linux kernel
Shaunak Saha
2020-05-06
soc/intel/tigerlake: Print HPR_CAUSE0 register
derek.huang
2020-05-05
soc/intel/tigerlake: Add PMC mux control
John Zhao
2020-05-04
soc/intel/tigerlake: Update interrupt setting
Wonkyu Kim
2020-05-04
src/soc/tigerlake: Update SerialIoDebugMode UPD in FSP-M
Srinidhi N Kaushik
2020-05-02
acpi: Move ACPI table support out of arch/x86 (3/5)
Furquan Shaikh
2020-05-01
soc/intel/{jsl,tgl}: Rename PcdDebugInterfaceFlags macros for better understa...
Subrata Banik
2020-05-01
soc/intel/tigerlake: Fill PcieRpClkReqDetect from devicetree
Meera Ravindranath
2020-05-01
src: Remove unused 'include <cpu/x86/cache.h>'
Elyes HAOUAS
2020-04-29
soc/intel/tigerlake: Check SPD is not NULL before print
Eric Lai
2020-04-29
soc/intel/tigerlake: Add method to look up GPIO com ID for an index
Venkata Krishna Nimmagadda
2020-04-28
soc/intel/tigerlake: fix call to print_spd_info()
Nick Vaccaro
2020-04-28
device: Constify struct device * parameter to write_acpi_tables
Furquan Shaikh
2020-04-25
soc/intel/tigerlake: Fix FSP SPD index for DDR4
Furquan Shaikh
2020-04-24
soc/intel/tigerlake: Add ACPI GPIO op
Alex Levin
2020-04-22
soc/intel/tigerlake: Configure TCSS power management
John Zhao
2020-04-20
soc/intel/tigerlake: Update iDisp Link UPD settings
Srinidhi N Kaushik
2020-04-20
soc/intel/tigerlake: Merge the recent change from other platforms
Wonkyu Kim
2020-04-17
soc/intel/tigerlake: Remove eMMC/SD support
Duncan Laurie
2020-04-14
soc/intel/tigerlake: Fix TCSS TBT PCIE root ports scope type
John Zhao
2020-04-14
soc/intel/tigerlake: Implement CHIPSET_LOCKDOWN
Wonkyu Kim
2020-04-14
soc/intel/tigerlake: Add function to dump ME firmware status information
Krishna Prasad Bhat
2020-04-14
soc/intel/{icl,tgl}: Make use of print_me_fw_version() from CSE lib
Krishna Prasad Bhat
2020-04-14
soc/intel/tigerlake: Configure RP setting
Wonkyu Kim
2020-04-13
acpi: Bump FADT to revision 6
Patrick Rudolph
2020-04-13
soc/intel/tigerlake: Remove scs.asl
Aamir Bohra
2020-04-11
soc/intel/tigerlake: Disable MrcSafeConfig
Srinidhi N Kaushik
2020-04-10
Replace DEVICE_NOOP with noop_(set|read)_resources
Nico Huber
2020-04-10
Drop unnecessary DEVICE_NOOP entries
Nico Huber
2020-04-10
soc/intel/tigerlake: Add support to initialize DDR4 Memory
Varun Joshi
2020-04-07
soc/intel/tigerlake/acpi: Fix typo in HDA in comment
Subrata Banik
2020-04-07
soc/intel/tigerlake: Allow mainboard to override DRAM part number
Marco Chen
2020-04-06
soc/intel/tigerlake: Use SPDX for GPL-2.0-only files
Angel Pons
[prev]
[next]