coreboot.git - my copy of coreboot

Age	Commit message (Expand)	Author
2020-09-21	src/soc/intel: Drop unneeded empty lines	Elyes HAOUAS
2020-05-20	soc/intel/tigerlake: Move pmc_soc_set_afterg3_en to pmutil	Tim Wawrzynczak
2020-05-11	treewide: Remove "this file is part of" lines	Patrick Georgi
2020-05-06	soc/intel/tigerlake: Print HPR_CAUSE0 register	derek.huang
2020-04-06	soc/intel/tigerlake: Use SPDX for GPL-2.0-only files	Angel Pons
2020-03-18	soc: Remove copyright notices	Patrick Georgi
2020-02-04	soc/intel: Add get_pmbase	Eugene Myers
2020-01-18	soc/intel/tigerlake: Update chip files	Ravi Sarawadi
2019-12-19	src/soc/intel: Remove unused <stdlib.h>	Elyes HAOUAS
2019-12-11	soc/intel/tigerlake: add soc implementation for ETR address API	Aamir Bohra
2019-11-09	soc/intel/tigerlake: Do initial SoC commit till ramstage	Subrata Banik