index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
tigerlake
/
cpu.c
Age
Commit message (
Expand
)
Author
2022-06-02
soc/intel/common/cpu: Use SoC overrides to set CPU privilege level
Subrata Banik
2022-02-05
cpu/x86/lapic: Move LAPIC configuration to MP init
Kyösti Mälkki
2022-01-19
soc/intel/common/cpu: Use SoC overrides to get CPU privilege level
Subrata Banik
2022-01-10
src/soc/intel: Remove unused <console/console.h>
Elyes HAOUAS
2021-10-22
cpu/x86/mp_init: move printing of failure message into mp_init_with_smm
Felix Held
2021-10-21
cpu/x86/mp_init: use cb_err as mp_init_with_smm return type
Felix Held
2021-10-12
soc/intel/*/cpu.c: Add missing space in comment
Angel Pons
2021-05-07
soc/intel/{adl,tgl,jsl}: Enable power button smi after BS_CHIPS_EXIT
Kane Chen
2021-02-11
src: Remove unused <arch/cpu.h>
Elyes HAOUAS
2021-02-09
soc/amd,intel: Drop s3_resume parameter on FSP-S functions
Kyösti Mälkki
2020-10-28
soc/intel: deduplicate ACPI timer emulation
Michael Niewöhner
2020-10-26
soc/intel: drop unneeded ISST configuration code
Michael Niewöhner
2020-10-24
{cpu,soc}/intel: deduplicate cpu code
Michael Niewöhner
2020-10-21
soc/intel: convert XTAL frequency constant to Kconfig
Michael Niewöhner
2020-08-09
soc/intel/{icl.tgl,jsl}: Remove SMRAM register programming
Aamir Bohra
2020-06-30
tigerlake: enable tcc_offset functionality
Sumeet R Pawnikar
2020-06-16
soc/intel/common: Replace smm_soutbridge_enable(SMI_FLAGS)
Kyösti Mälkki
2020-05-11
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-05-11
soc/intel/tigerlake: Update C-State info
Wonkyu Kim
2020-04-06
soc/intel/tigerlake: Use SPDX for GPL-2.0-only files
Angel Pons
2020-03-18
soc: Remove copyright notices
Patrick Georgi
2020-03-10
soc/intel: fix eist enabling
Matt Delco
2019-11-22
intel/smm: Provide common smm_relocation_params
Kyösti Mälkki
2019-11-09
soc/intel/tigerlake: Do initial SoC commit till ramstage
Subrata Banik