summaryrefslogtreecommitdiff
path: root/src/soc/intel/tigerlake/bootblock
AgeCommit message (Expand)Author
2020-06-06soc/intel/tigerlake: Add CPU ID for TGL B0Jamie Ryu
2020-06-03soc/tigerlake: Fix 16-bit read/write PCI_COMMAND registerElyes HAOUAS
2020-06-02{icelake,jasperlake,skylake,tigerlake}/bootblock.c: Clean up includesElyes HAOUAS
2020-05-11treewide: Remove "this file is part of" linesPatrick Georgi
2020-04-06soc/intel/tigerlake: Use SPDX for GPL-2.0-only filesAngel Pons
2020-04-01soc/intel/tigerlake: Remove Jasper Lake SoC referencesAamir Bohra
2020-03-18soc: Remove copyright noticesPatrick Georgi
2020-02-25soc/intel/common: Update Jasper Lake Device IDsMeera Ravindranath
2020-02-17soc/tigerlake: Add Device id for Tiger Lake Dual CoreSrinidhi N Kaushik
2020-02-17soc/intel/{cnl,icl,skl,tgl}/bootblock: Update text for DMI PCR 2774Wim Vervoorn
2020-02-17soc/intel{cnl,icl,skl,tgl}/bootblock: Make sure DMI PCR 2770 is setWim Vervoorn
2020-02-15soc/intel/tigerlake: Update PMC Register Base and platform check for JSPUsha P
2020-01-22soc/intel/common: Add Elkhartlake Device IDsTan, Lean Sheng
2020-01-08soc/intel/tigerlake: Fix PMC configRavi Sarawadi
2019-12-19soc/intel/tigerlake: Add required header files in pch.cAamir Bohra
2019-12-16soc/intel/tigerlake: Pick correct pmc base reg from pch typeMaulik V Vaghela
2019-12-10soc/intel/common: Add Jasperlake Device IDsrkanabar
2019-11-15soc/intel/{icl,tgl}: Rename pch_early_init() to pch_init()Subrata Banik
2019-11-14soc/intel/tigerlake: Include few more Tigerlake device IDsSubrata Banik
2019-11-09soc/intel/tigerlake/bootblock: Do initial SoC commit till bootblockSubrata Banik