index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
skylake
/
romstage
/
Makefile.inc
Age
Commit message (
Expand
)
Author
2017-05-02
soc/intel/skylake: Clean up code by using common FAST_SPI module
Barnali Sarkar
2017-04-25
soc/intel/skylake: use postcar stage for fsp 2.0
Aaron Durbin
2017-01-19
driver/intel/fsp1_1: Fix boot failure for non-verstage case
Teo Boon Tiong
2017-01-13
soc/intel/skylake: Rename car_stage.S for fsp2_0
Teo Boon Tiong
2016-09-15
soc/intel/skylake: Add FSP 2.0 support in romstage
Barnali Sarkar
2016-08-31
skylake: Add initial FSP2.0 support
Rizwan Qureshi
2016-08-18
soc/intel/skylake: Move bootblock specific code from skylake/romstage
Naresh G Solanki
2016-07-28
soc/intel/skylake: Add C entry bootblock support
Subrata Banik
2016-06-09
skylake: Support common LPSS I2C driver
Duncan Laurie
2016-02-04
intel/skylake: implement vboot_platform_is_resuming()
Aaron Durbin
2015-10-11
skylake: add support for verstage
Aaron Durbin
2015-07-21
Skylake: Only support UART2 as debug port, clean up the rest
Naveen Krishna Chatradhi
2015-07-16
soc/intel: Add Skylake SOC support
Lee Leahy
2015-07-16
soc/intel/skylake: Use Broadwell as comparision base for Skylake SOC
Lee Leahy