index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
skylake
/
reset.c
Age
Commit message (
Expand
)
Author
2020-05-11
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-04-06
soc/intel/skylake: Use SPDX for GPL-2.0-only files
Angel Pons
2020-03-18
soc: Remove copyright notices
Patrick Georgi
2020-02-09
soc/intel/{cnl,icl,skl,tgl,common}: Make changes to send_heci_reset_req_messa...
Sridhar Siricilla
2019-11-20
soc/intel/skylake: lockdown: lock global reset
Michael Niewöhner
2019-04-06
src: Use #include <timer.h> when appropriate
Elyes HAOUAS
2018-10-22
intel: Use CF9 reset (part 2)
Patrick Rudolph
2017-10-05
soc/intel/skylake: Add support in SKL for PMC common code
Shaunak Saha
2017-06-13
Consolidate reset API, add generic reset_prepare mechanism
Julius Werner
2017-03-17
soc/intel/skylake: Fix remaining issues detected by checkpatch
Lee Leahy
2016-10-16
soc/intel/skylake: Handle platform global reset
Subrata Banik
2016-09-15
soc/intel/skylake: Add FSP 2.0 support in romstage
Barnali Sarkar
2016-08-31
skylake: Add initial FSP2.0 support
Rizwan Qureshi
2015-07-16
soc/intel: Add Skylake SOC support
Lee Leahy
2015-07-16
soc/intel/skylake: Use Broadwell as comparision base for Skylake SOC
Lee Leahy