summaryrefslogtreecommitdiff
path: root/src/soc/intel/skylake/chip.c
AgeCommit message (Expand)Author
2016-01-18intel/skylake: Change in UPD name from SkipMpInit to FspSkipMpInitBarnali Sarkar
2016-01-18intel/skylake: provide default VR configurationAaron Durbin
2016-01-17intel/skylake: disable heci1 if psf is unlockedArchana Patni
2016-01-16intel/skylake: Add VrConfig UPD parameters from corebootRizwan Qureshi
2016-01-16intel/skylake: Enable SkipMpInit tokenRizwan Qureshi
2016-01-15intel/skylake: More UPD params are added for PCH policy in FSPRizwan Qureshi
2016-01-15intel/skylake: Update UPD parameters as per FSP 1.8.0Barnali Sarkar
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-10-27intel/skylake: Clean up USB configuration in devicetreeDuncan Laurie
2015-10-27FSP 1.1: Replace soc_ prefix with fsp_Lee Leahy
2015-10-27intel/skylake: IRQ programming through UPDSubrata Banik
2015-10-27intel/skylake: FSP 1.7.0 MemoryInit/SiliconInit params updateRizwan Qureshi
2015-09-17intel/skylake: Create "RtcLock" Silicon UPD from corebootBarnali Sarkar
2015-09-10fsp1_1: provide binding to UEFI versionAaron Durbin
2015-09-08skylake: Apply USB2 and USB3 port enable/disable settingsDuncan Laurie
2015-08-27skylake: only generate ACPI cpu entries onceAaron Durbin
2015-08-19skylake: Update Memory and Silicon Init paramsRizwan Qureshi
2015-07-29skylake: remove the redundant fspNotify in chip final.robbie zhang
2015-07-16soc/intel: Add Skylake SOC supportLee Leahy
2015-07-16soc/intel/skylake: Use Broadwell as comparision base for Skylake SOCLee Leahy
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-28 15:09:10 +0000