| Age | Commit message (Expand) | Author |
|---|---|---|
| 2016-08-18 | soc/intel/skylake: Correct Cache as ram size | Rizwan Qureshi |
| 2016-07-28 | soc/intel/skylake: Do cache as ram and prepare for C entry | Subrata Banik |
 |
index : coreboot.git | |
| my copy of coreboot | gitea |
| aboutsummaryrefslogtreecommitdiff |