index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
gitea
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
jasperlake
/
romstage
/
fsp_params.c
Age
Commit message (
Expand
)
Author
2020-11-27
soc/intel/jasperlake: Enable VT-d and generate DMAR Table
Meera Ravindranath
2020-11-02
soc/intel/jasperlake: Set the GpioOverride configuration
Ronak Kanabar
2020-08-18
soc/intel/jasperlake: Configure IPU based on devicetree
Maulik V Vaghela
2020-07-28
soc/intel/jasperlake: Simplify is-device-enabled checks
Felix Singer
2020-07-23
soc/intel/jasperlake: Add the SkipCpuReplacementCheck configuration
V Sowmya
2020-07-06
soc/intel/jasperlake: set SerialIoUartDebugMode to skip Uart Init
Maulik V Vaghela
2020-05-12
soc/intel/jasperlake: Remove deprecated UPDs
Ronak Kanabar
2020-05-11
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-05-01
soc/intel/{jsl,tgl}: Rename PcdDebugInterfaceFlags macros for better understa...
Subrata Banik
2020-04-06
soc/intel/jasperlake: Use SPDX for GPL-2.0-only files
Angel Pons
2020-04-01
soc/intel/{tgl,jsl}: Use soc/intel/jasperlake for Jasper Lake SoC
Aamir Bohra
2020-03-28
soc/intel/jasperlake: Remove Tiger Lake SoC code from Jasper Lake
Aamir Bohra