index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
gitea
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
icelake
/
romstage
/
fsp_params.c
Age
Commit message (
Expand
)
Author
2020-09-21
soc/intel: rename get_prmrr_size
Michael Niewöhner
2020-05-11
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-04-06
soc/intel/icelake: Use SPDX for GPL-2.0-only files
Angel Pons
2020-03-18
soc: Remove copyright notices
Patrick Georgi
2020-03-15
soc/intel/icelake: Re-flow comment for 96 characters
Paul Menzel
2020-03-15
soc/intel/icelake: Correct past participle in comment
Paul Menzel
2020-03-01
soc/intel/{icl,jsl,tgl}: Enable PlatformDebugConsent by Kconfig
Subrata Banik
2019-11-04
soc/intel/sgx: convert SGX and PRMRR devicetree options to Kconfig
Michael Niewöhner
2019-10-02
soc/intel: Replace config_of_path() with config_of_soc()
Kyösti Mälkki
2019-07-18
soc/intel: Use config_of()
Kyösti Mälkki
2019-07-14
soc/intel/icelake: Update FSP UPDs if IGD is disable in devicetree
Subrata Banik
2019-07-14
soc/intel/icelake: Make use of PCH_DEVFN_HDA macro
Subrata Banik
2019-07-09
soc/intel/icelake: Refer to soc/soc_chip.h rather than chip.h
Subrata Banik
2019-07-02
soc/intel/icelake: Disable HDA based on devicetree
Subrata Banik
2019-06-09
soc/intel/icelake: Pass FSP-M/S UPD as per ICL requirement
Aamir Bohra
2018-10-26
soc/intel/icelake: Do initial SoC commit
Aamir Bohra