index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
gitea
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
fsp_broadwell_de
/
romstage
Age
Commit message (
Expand
)
Author
2019-03-01
device/pci: Fix PCI accessor headers
Kyösti Mälkki
2019-01-14
soc/intel/fsp_broadwell_de: Move early_mainboard_romstage_entry()
Patrick Rudolph
2019-01-06
usbdebug: Make the EHCI debug console work in the bootblock
Arthur Heymans
2019-01-06
usbdebug: Refactor init calls
Kyösti Mälkki
2018-11-12
src: Remove unneeded include "{arch,cpu}/cpu.h"
Elyes HAOUAS
2018-05-08
soc/intel/fsp_broadwell_de: Spell verb *set up* with space
Paul Menzel
2017-10-19
soc/fsp_broadwell_de: Add support for GPIO handling
Werner Zeh
2017-01-12
fsp 1.0 systems: Check for NULL when saving HobListPtr
Martin Roth
2016-12-01
lib: put romstage_handoff implementation in own compilation unit
Aaron Durbin
2016-10-09
soc/intel/fsp_broadwell_de: Fix system hang when timestamp is enabled
York Yang
2016-08-01
Add newlines at the end of all coreboot files
Martin Roth
2016-06-30
fsp_broadwell_de: Enable Super I/O address range decode
Werner Zeh
2016-06-29
intel romstage: Use run_ramstage()
Kyösti Mälkki
2016-04-14
soc/intel: Add Broadwell-DE SoC support
York Yang