aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/fsp_baytrail/romstage
AgeCommit message (Expand)Author
2016-06-29intel romstage: Use run_ramstage()Kyösti Mälkki
2016-04-15intel/fsp_baytrail: fix whitespace issue in romstage.cBen Gardner
2015-12-16intel/fsp_baytrail: rename include folder baytrail to include/socBen Gardner
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-09-24coreboot: move TS_END_ROMSTAGE to one spotAaron Durbin
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2015-04-24fsp: Move fsp to fsp1_0Marc Jones
2015-02-15x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointerKevin Paul Herbert
2015-02-09Intel FSP platforms: Fix timestampsKyösti Mälkki
2015-01-27CBMEM: Move cbmemc_reinit()Kyösti Mälkki
2015-01-05timestamps: Switch from tsc_t to uint64_tStefan Reinauer
2014-12-16CBMEM console: Fix boards with BROKEN_CAR_MIGRATEKyösti Mälkki
2014-12-09fsp platfoms: add prototype & consolidate main entry-pointMartin Roth
2014-11-20Replace includes of build.h with version.hKyösti Mälkki
2014-10-22cmos: Rename the CMOS related functions.Gabe Black
2014-09-29intel/fsp_baytrail: Add S3 suspend/resume SupportMohan D'Costa
2014-07-08soc: Trivial - drop trailing blank lines at EOFEdward O'Callaghan
2014-05-29fsp_baytrail: Add the FSP version of Intel's Bay Trail-I chipMartin Roth
generated by cgit v1.2.3 (git 2.39.1) at 2024-07-15 21:51:59 +0000