index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
gitea
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
common
/
Makefile.inc
Age
Commit message (
Expand
)
Author
2016-05-25
soc/intel/common: Add common smihandler code
Hannah Williams
2016-05-18
soc/intel/common: Add IGD OpRegion support
Andrey Petrov
2016-05-18
soc/intel/common: Add utility to load VBT file
Andrey Petrov
2015-11-20
intel: Add MMA feature in coreboot
Pratik Prajapati
2015-10-27
FSP 1.1: Move common FSP code
Lee Leahy
2015-10-11
skylake: add support for verstage
Aaron Durbin
2015-09-17
intel/common: Add common code for filling out ACPI _SWS
Duncan Laurie
2015-08-29
soc/intel/common: Add mrc.cache file to CBFS when appropriate
Alexandru Gagniuc
2015-08-14
intel/common: fix stage_cache_external_region()
Aaron Durbin
2015-06-24
Intel Common SOC: Add romstage support
Lee Leahy
2015-04-30
kbuild: Don't require intel/common changes for every soc
Stefan Reinauer
2015-04-29
kbuild: automatically include SOCs
Stefan Reinauer
2015-04-18
soc/intel/common: Add common reset code
Lee Leahy
2014-10-22
baytrail: Move HDA verb table to Intel SOC common directory
Duncan Laurie
2014-10-22
baytrail: Move MRC cache code to a common directory
Duncan Laurie