index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
cannonlake
Age
Commit message (
Expand
)
Author
2017-12-16
soc/intel/common/fast_spi: implement spi_flash_ctrlr_protect_region()
Aaron Durbin
2017-12-14
soc/intel/cannonlake: Fix UART2 serial log broken issue
Subrata Banik
2017-12-13
src/soc/intel/cannonlake: Add _PRW for CNVi
Bora Guvendik
2017-12-11
soc/intel/cannonlake: Add support for D0 stepping
Lijian Zhao
2017-12-09
soc/intel/cannonlake: Clean up UART code
Aamir Bohra
2017-12-08
soc/intel/cannonlake: Add PCH ID support in bootblock/report_platform.c
Subrata Banik
2017-12-07
soc/intel/cannonlake: Make use of Intel common Graphics block
Subrata Banik
2017-12-05
soc/intel/cannonlake: Fix DSX_CFG macro name for AC_PRESENT
Furquan Shaikh
2017-12-02
soc/intel/cannonlake: Initialize PMC controller
Subrata Banik
2017-11-23
soc/intel/cannonlake: Add PM methods to power gate SD card controller
Vaibhav Shankar
2017-11-23
soc/intel/cannonlake: Invoke pmc and hard reset only if CSE fails to reset
John Zhao
2017-11-20
soc/intel/cannonlake: Add ACPI workaround for EMMC
Lijian Zhao
2017-11-17
soc/intel/cannonlake: fix gpio pin numbers
Bora Guvendik
2017-11-17
soc/intel/cannonlake: Add cpu.asl file
Shaunak Saha
2017-11-15
soc/intel/cannonlake: Fix and clean up xhci ACPI code
Vaibhav Shankar
2017-11-13
soc/intel/cannonlake: Define default LPSS clock
Lijian Zhao
2017-11-11
soc/intel/cannonlake: Make use of Intel SPI common block
Subrata Banik
2017-11-11
soc/intel/{cannonlake,skylake}: Add _soc_ prefix in spi soc routine
Subrata Banik
2017-11-10
soc/intel/cannonlake: Remove structure variable initialization with 0
Subrata Banik
2017-11-04
soc/intel/cannonlake: Add DSP support
Lijian Zhao
2017-11-04
soc/intel/cannonlake: Install common i2c
Lijian Zhao
2017-11-04
sb and soc: Enforce correct offset of member "chromeos" in global_nvs_t
Jonathan Neuschäfer
2017-11-01
soc/intel/cannonlake: Use SCS common code
Bora Guvendik
2017-10-27
soc/intel/cannonlake: Use common p2sb driver
Lijian Zhao
2017-10-26
soc/intel/cannonlake: Add support for C state and P state
Shaunak Saha
2017-10-26
soc/intel/cannonlake: remove duplicate power_state migration
Patrick Georgi
2017-10-23
soc/intel/cannonlake: Increase stack size from 4KiB to 8KiB
John Zhao
2017-10-22
soc/intel/cannonlake: Change max root port to 16
Lijian Zhao
2017-10-22
security/vboot: Move vboot2 to security kconfig section
Philipp Deppenwiese
2017-10-20
soc/intel/cannonlake: Add platform.asl
Lijian Zhao
2017-10-19
soc/intel/cannonlake: Fix HECI error on reset
Lijian Zhao
2017-10-19
soc/intel/cannonlake: Use EBDA structure to store soc reserve memory size
Subrata Banik
2017-10-19
soc/intel/cannonlake: Add IGD Support and pre-OS display code
Abhay Kumar
2017-10-18
soc/intel/cannonlake: Set platform Debug Probe Type
Lijian Zhao
2017-10-18
soc/intel/cannonlake: Update PCIE CLKREQ programing
Lijian Zhao
2017-10-18
soc/intel/cannonlake: Add finalize function
Lijian Zhao
2017-10-18
soc/intel/cannonlake: Calculate soc reserved memory size
Subrata Banik
2017-10-18
soc/intel/cannonlake: Use EBDA area to store cbmem_top address
Subrata Banik
2017-10-18
soc/intel/cannonlake: Refactor memory layout calculation
Subrata Banik
2017-10-18
soc/intel/cannonlake: Create acpi_get_sleep_type() to get previous sleep state
Subrata Banik
2017-10-12
soc/intel/common: Clean up PMC library GPE handling API
Furquan Shaikh
2017-10-12
soc/intel/cannonlake: add length information for communities
Bora Guvendik
2017-10-12
soc/intel/cannonlake: Add ACPI platform sleep capability
Vaibhav Shankar
2017-10-11
soc/intel/cannonlake: Change default UART number to 2
Lijian Zhao
2017-10-09
soc/intel/*lake: Load vbt when it's needed
Patrick Georgi
2017-10-06
soc/intel/common: refactor locate_vbt and vbt_get
Patrick Georgi
2017-10-06
soc/intel/cannonlake: Enable MRC cache
Lijian Zhao
2017-10-06
soc/intel/cannonlake: reduce bootblock size
Aaron Durbin
2017-10-05
soc/intel/cannonlake: Add all the SOC level DSDT tables
Lijian Zhao
2017-10-03
soc/intel/cannonlake: change gpio device name
Bora Guvendik
2017-10-03
soc/intel/cannonlake: Disable CPU ratio override
Lijian Zhao
2017-10-03
soc/intel/cannonlake: add initial ASL methods for SCS, GPIO
Bora Guvendik
2017-10-03
soc/intel/cannonlake: Add northbridge dsdt table
Lijian Zhao
2017-10-03
soc/intel/cannonlake: Fill the SMI usage
Lijian Zhao
2017-10-03
soc/intel/cannonlake: Add lpc pci driver
Lijian Zhao
2017-09-27
soc/intel/cannonlake: Add FSP GOP support
Abhay kumar
2017-09-21
soc/intel/cannonlake: Remove old soc_get_rtc_failed function
Martin Roth
2017-09-20
vboot: reset vbnv in cmos when cmos failure occurs
Aaron Durbin
2017-09-20
soc/intel/cannonlake: add rtc failure checking
Aaron Durbin
2017-09-20
soc/intel/cannonlake: Add PMC pci drivers
Lijian Zhao
2017-09-19
soc/intel/cannonlake: Add PCIE IRQs
Bora Guvendik
2017-09-14
src/soc/intel/cannonlake: Define USB configuration params
Pratik Prajapati
2017-09-14
device: acpi_name() should take a const struct device
Aaron Durbin
2017-09-13
soc/intel/cannonlake: Add serialio device config
Lijian Zhao
2017-09-13
soc/intel/cannonlake: Add ramstage uart debug support
Lijian Zhao
2017-09-13
soc/intel/cannonlake: Add common ACPI support for CNL
Lijian Zhao
2017-09-11
cpu/x86/mp_init: remove adjust_cpu_apic_entry()
Aaron Durbin
2017-09-06
soc/intel/cannonlake: remove duplicate uart.c from bootblock
Nick Vaccaro
2017-09-06
soc/intel/cannonlake: Add Vboot/ChromeOS support
Lijian Zhao
2017-09-06
soc/intel/{cannonlake,skylake}: Fix null pointer dereference in klocwork
Subrata Banik
2017-09-05
soc/intel/cannonlake: Set IGD stolen memory size to 64MB
Subrata Banik
2017-09-02
soc/intel/cannonlake: Use common mca_configure() API
Pratik Prajapati
2017-09-01
soc/intel/cannonlake: Define Max PCIE Root Ports
Pratik Prajapati
2017-09-01
soc/intel/cannonlake: add *spi.c files to make
Nick Vaccaro
2017-09-01
soc/intel/cannonlake: add gpio files to make
Nick Vaccaro
2017-09-01
soc/intel/canonlake: Enable LPSS UART in 32bit PCI mode
Lijian Zhao
2017-09-01
soc/intel/cannonlake: Perform dram top calculation based on HW registers
Subrata Banik
2017-08-30
soc/intel/{cannonlake,skylake}: Add active default value for UART_FOR_CONSOLE
Subrata Banik
2017-08-30
soc/intel/cannonlake: Add PrmrrSize and C6DRAM config
Subrata Banik
2017-08-29
soc/intel/cannonlake: Fix Coverity scan error
Lijian Zhao
2017-08-26
soc/intel/cannonlake: use __packed
Aaron Durbin
2017-08-25
soc/intel/cannonlake: Init UPD params based on config
Pratik Prajapati
2017-08-24
soc/intel/cannonlake: Add cpu.c and MP init support
Pratik Prajapati
2017-08-22
soc/intel/cannonlake: Define soc_intel_cannonlake_config
Pratik Prajapati
2017-08-21
soc/intel/cannonlake: Enable common PMC code for CNL
Lijian Zhao
2017-08-21
soc/intel/cannonlake: Add support for all UART port index
Subrata Banik
2017-08-21
soc/intel/cannonlake: Add Kconfig option to select UART index
Subrata Banik
2017-08-17
soc/intel/cannonlake: Add SPI flash controller driver
Lijian Zhao
2017-08-17
intel/cannonlake/chip: Add initial PCI enum support
Pratik Prajapati
2017-08-16
soc/intel/cannonlake: Add proper support to enable UART2 in 16550 mode
Subrata Banik
2017-08-15
soc/intel/cannonlake: Rectify LPC Lock Enable (LE) bit definition
Subrata Banik
2017-08-15
soc/intel/cannonlake: Call into FSP siliconinit
Lijian Zhao
2017-08-15
soc/intel/cannonlake: Add postcar stage support
Lijian Zhao
2017-08-15
soc/intel/{cannonlake,skylake}: fix PCH_P2SB_EPMASK macro
Aaron Durbin
2017-08-14
soc/intel/cannonlake: Remove unused systemagent registers
Subrata Banik
2017-08-14
soc/intel/cannonlake: Initialize struct member to 0
Subrata Banik
2017-08-11
soc/cannonlake: Enable SMM code for Cannon Lake
Brandon Breitenstein
2017-08-11
soc/intel/cannonlake: Add missing _PCH_DEV definitions
Furquan Shaikh
2017-08-09
soc/intel/cannonlake: Add ramstage SystemAgent support
Lijian Zhao
2017-08-07
soc/intel/cannonlake: Add memory map support
Lijian Zhao
[next]