index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
gitea
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
cannonlake
/
romstage
Age
Commit message (
Expand
)
Author
2019-03-07
soc/intel/cannonlake: Move power_state functions to pmutil.c
V Sowmya
2019-03-04
device/mmio.h: Add include file for MMIO ops
Kyösti Mälkki
2019-03-04
arch/io.h: Drop unnecessary include
Kyösti Mälkki
2019-02-18
soc/intel: Add mem_rank info in SMBIOS
Francois Toguo
2019-02-13
soc/intel/cannonlake: Don't use CAR_GLOBAL
Arthur Heymans
2019-02-07
soc/intel/cannonlake: Add Whiskeylake SoC kconfig
Subrata Banik
2019-01-25
soc/intel/cannonlake: Disable CpuRatio and SaGv in recovery
Duncan Laurie
2019-01-10
soc/intel/common/block: Move tco common functions into block/smbus
Subrata Banik
2019-01-09
soc/intel/cannonlake: Enable/Disable IPU based on devicetree switch
V Sowmya
2019-01-08
soc/intel/cannonlake: Fix chipset_power_state structure
Duncan Laurie
2018-12-19
soc/intel/cannonlake: Auto turn on HDA controller
Lijian Zhao
2018-12-19
soc/intel/cannonlake: Enable CPU flexible ratio
Lijian Zhao
2018-11-16
src: Remove unneeded include <cbmem.h>
Elyes HAOUAS
2018-11-13
soc/intel/cannonlake: Remove SmbusEnable
Duncan Laurie
2018-11-05
soc/intel/cannonlake: Enable ISH from device
Lijian Zhao
2018-10-17
soc/intel/cannonlake: Add CNP PCH-H gpio pin definitions
praveen hodagatta pranesh
2018-10-17
soc/intel/cannonlake: Add new cannon lake PCH-H support
praveen hodagatta pranesh
2018-10-08
Move compiler.h to commonlib
Nico Huber
2018-10-04
soc/intel/cannonlake: Move the FSP related callbacks to separate files
Rizwan Qureshi
2018-10-04
soc/intel/common: add acpi_get_sleep_type to pmclib
Bora Guvendik
2018-09-28
soc/intel/cannonlake: Move SkipMpInit config to FSPM
Lijian Zhao
2018-06-04
soc/{amd,intel}: Use postcar_frame_add_romcache()
Nico Huber
2018-05-31
soc/{amd,intel}: Use CACHE_ROM_(BASE|SIZE)
Nico Huber
2018-04-24
compiler.h: add __weak macro
Aaron Durbin
2018-04-19
soc/intel/cannonlake: Set DISB after Dram init
Lijian Zhao
2018-04-05
soc/intel/cannonlake: Add VT-d and VMX programming
Lijian Zhao
2018-02-20
src/soc: Fix various typos
Jonathan Neuschäfer
2018-02-14
intel/fsp: Update cannonlake fsp header
Lijian Zhao
2018-02-08
soc/intel/cannonlake: Save DIMM information for SMBIOS Table type 17
Subrata Banik
2018-01-25
soc/intel/cannonlake: enable pch link in bootblock
Caveh Jalali
2018-01-16
soc/intel/cannonlake: Program DMI PCR settings
Lijian Zhao
2017-12-20
soc/intel/cannonlake: Tell FSPM UART port number
Lijian Zhao
2017-10-26
soc/intel/cannonlake: remove duplicate power_state migration
Patrick Georgi
2017-10-19
soc/intel/cannonlake: Fix HECI error on reset
Lijian Zhao
2017-10-18
soc/intel/cannonlake: Set platform Debug Probe Type
Lijian Zhao
2017-10-18
soc/intel/cannonlake: Create acpi_get_sleep_type() to get previous sleep state
Subrata Banik
2017-10-03
soc/intel/cannonlake: Disable CPU ratio override
Lijian Zhao
2017-09-05
soc/intel/cannonlake: Set IGD stolen memory size to 64MB
Subrata Banik
2017-09-01
soc/intel/cannonlake: Define Max PCIE Root Ports
Pratik Prajapati
2017-08-30
soc/intel/cannonlake: Add PrmrrSize and C6DRAM config
Subrata Banik
2017-08-25
soc/intel/cannonlake: Init UPD params based on config
Pratik Prajapati
2017-08-21
soc/intel/cannonlake: Enable common PMC code for CNL
Lijian Zhao
2017-08-15
soc/intel/cannonlake: Add postcar stage support
Lijian Zhao
2017-07-24
Update files with no newline at the end
Martin Roth
2017-07-24
Fix files with multiple newlines at the end.
Martin Roth
2017-07-21
Revert "soc/intel/cannonlake: Add postcar stage support"
Martin Roth
2017-07-21
soc/intel/cannonlake: Add postcar stage support
Lijian Zhao
2017-07-19
soc/intel/cannonlake: Add minimal changes to call FSP Memoryinit
Lijian Zhao