index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
cannonlake
/
include
Age
Commit message (
Expand
)
Author
2017-10-26
soc/intel/cannonlake: Add support for C state and P state
Shaunak Saha
2017-10-19
soc/intel/cannonlake: Fix HECI error on reset
Lijian Zhao
2017-10-19
soc/intel/cannonlake: Use EBDA structure to store soc reserve memory size
Subrata Banik
2017-10-18
soc/intel/cannonlake: Update PCIE CLKREQ programing
Lijian Zhao
2017-10-18
soc/intel/cannonlake: Add finalize function
Lijian Zhao
2017-10-18
soc/intel/cannonlake: Use EBDA area to store cbmem_top address
Subrata Banik
2017-10-03
soc/intel/cannonlake: change gpio device name
Bora Guvendik
2017-10-03
soc/intel/cannonlake: add initial ASL methods for SCS, GPIO
Bora Guvendik
2017-10-03
soc/intel/cannonlake: Add northbridge dsdt table
Lijian Zhao
2017-10-03
soc/intel/cannonlake: Fill the SMI usage
Lijian Zhao
2017-10-03
soc/intel/cannonlake: Add lpc pci driver
Lijian Zhao
2017-09-20
soc/intel/cannonlake: Add PMC pci drivers
Lijian Zhao
2017-09-14
src/soc/intel/cannonlake: Define USB configuration params
Pratik Prajapati
2017-09-13
soc/intel/cannonlake: Add serialio device config
Lijian Zhao
2017-09-13
soc/intel/cannonlake: Add common ACPI support for CNL
Lijian Zhao
2017-09-01
soc/intel/cannonlake: Perform dram top calculation based on HW registers
Subrata Banik
2017-08-26
soc/intel/cannonlake: use __packed
Aaron Durbin
2017-08-25
soc/intel/cannonlake: Init UPD params based on config
Pratik Prajapati
2017-08-22
soc/intel/cannonlake: Define soc_intel_cannonlake_config
Pratik Prajapati
2017-08-21
soc/intel/cannonlake: Enable common PMC code for CNL
Lijian Zhao
2017-08-21
soc/intel/cannonlake: Add support for all UART port index
Subrata Banik
2017-08-17
soc/intel/cannonlake: Add SPI flash controller driver
Lijian Zhao
2017-08-15
soc/intel/cannonlake: Rectify LPC Lock Enable (LE) bit definition
Subrata Banik
2017-08-15
soc/intel/cannonlake: Call into FSP siliconinit
Lijian Zhao
2017-08-15
soc/intel/{cannonlake,skylake}: fix PCH_P2SB_EPMASK macro
Aaron Durbin
2017-08-14
soc/intel/cannonlake: Remove unused systemagent registers
Subrata Banik
2017-08-11
soc/cannonlake: Enable SMM code for Cannon Lake
Brandon Breitenstein
2017-08-11
soc/intel/cannonlake: Add missing _PCH_DEV definitions
Furquan Shaikh
2017-08-07
soc/intel/cannonlake: Add memory map support
Lijian Zhao
2017-07-27
soc/intel/cannonlake: Correct gpio definition
Lijian Zhao
2017-07-24
Fix files with multiple newlines at the end.
Martin Roth
2017-07-21
Revert "soc/intel/cannonlake: Call into FSP siliconinit"
Martin Roth
2017-07-21
soc/intel/cannonlake: Call into FSP siliconinit
Lijian Zhao
2017-07-19
soc/intel/cannonlake: Add minimal changes to call FSP Memoryinit
Lijian Zhao
2017-07-18
soc/intel/cannonlake: Fix Build break
Lijian Zhao
2017-07-18
soc/intel/cannonlake: Use common GPIO driver
Andrey Petrov
2017-07-18
soc/intel/cannonlake: Add PMC headers
Andrey Petrov
2017-07-17
soc/intel/cannonlake: remove top_of_32bit_ram() declaration
Aaron Durbin
2017-07-13
soc/intel/cannonlake: Add bootblock PCH
Andrey Petrov
2017-07-13
soc/intel/cannonlake: Add early CPU initialization
Andrey Petrov
2017-07-12
soc/intel/cannonlake: Add PCI dev macros and IDs
Andrey Petrov
2017-07-02
soc/intel/cannonlake: Add bootblock.c
Andrey Petrov