| Age | Commit message (Expand) | Author |
|---|
| 2019-11-22 | intel/smm: Provide common smm_relocation_params | Kyösti Mälkki |
| 2019-11-10 | soc/intel/common/ebda: Drop code | Arthur Heymans |
| 2019-11-04 | soc/intel: skl,cnl,icl: rely on TOLUM as cbmem_top returned by FSP | Michael Niewöhner |
| 2019-11-01 | soc/intel/{cnl,icl}: Move globalnvs.asl/nvs.h into common/block/ | Subrata Banik |
| 2019-10-21 | Revert "soc/intel/cannonlake: Remove DMA support for PTT" | Jeremy Soller |
| 2019-08-15 | intel/smm: Define struct ied_header just once | Kyösti Mälkki |
| 2019-08-15 | soc/intel: Rename some SMM support functions | Kyösti Mälkki |
| 2019-08-15 | intel/ice,sky,cannon: Drop unused EMRR and UNCORE_EMRR code | Kyösti Mälkki |
| 2019-08-15 | mainboard/google: Fix indirect includes | Kyösti Mälkki |
| 2019-08-09 | cpu/x86/smm: Drop SMI handler address from struct | Kyösti Mälkki |
| 2019-08-08 | arch/x86: Change smm_subregion() prototype | Kyösti Mälkki |
| 2019-08-07 | cpu/x86/smm: Promote smm_subregion() | Kyösti Mälkki |
| 2019-07-25 | soc/intel: Guard remaining SA_DEV_ROOT definition | Kyösti Mälkki |
| 2019-07-21 | soc/intel: Expand SA_DEV_ROOT for ramstage | Kyösti Mälkki |
| 2019-07-17 | soc/intel: Fix regression with hidden PCI devices | Kyösti Mälkki |
| 2019-07-13 | cpu/x86: Move smm_lock() prototype | Kyösti Mälkki |
| 2019-07-10 | soc/intel: Remove invalid smm_relocate stubs | Kyösti Mälkki |
| 2019-07-07 | soc/intel/{cannonlake,icelake}: Do not define PCH_DEV_PMC in ramstage | Furquan Shaikh |
| 2019-07-07 | soc/intel/cannonlake, mb/google/sarien: Get rid of unused dev param | Furquan Shaikh |
| 2019-07-05 | soc/intel/cannonlake: Fix PMC and GPIO block values for PCH-H | Jeremy Soller |
| 2019-07-04 | soc/intel: Replace uses of dev_find_slot() | Kyösti Mälkki |
| 2019-06-03 | soc/intel: Replace UART_BASE() and friends with a Kconfig | Nico Huber |
| 2019-05-28 | soc/intel/cannonlake: Dump ME status info before notify EndOfFirmware | Bora Guvendik |
| 2019-05-22 | soc/intel/cannonlake: Dump ME f/w version and status information | Tim Wawrzynczak |
| 2019-05-20 | soc/intel/cannonlake: Make use of gpio_pm_configure() | Subrata Banik |
| 2019-05-15 | soc/intel/cannonlake: Support different SPD read type for each slot | Philip Chen |
| 2019-04-29 | soc/intel: Add GPI interrupt config register offset info | Karthikeyan Ramasubramanian |
| 2019-04-29 | soc/intel/cannonlake: Modify dq_map to provide for 6 entries | Paul Fagerburg |
| 2019-04-26 | soc/{amd,intel}/chip: Use local include for chip.h | Elyes HAOUAS |
| 2019-04-18 | soc/intel/cnl: Generate DMAR ACPI table | John Zhao |
| 2019-04-11 | soc/intel/cannonlake: Correct the GPE DWx mapping for GPIO groups | Aamir Bohra |
| 2019-04-08 | Replace remaining IS_ENABLED(CONFIG_*) with CONFIG() | Nico Huber |
| 2019-03-29 | soc/intel/cannonlake: Ignore GBE LTR | Lijian Zhao |
| 2019-03-25 | soc/intel/cannonlake: Clear PMCON status bits | Krishna Prasad Bhat |
| 2019-03-16 | soc/intel/cannonlake: Add required FSP UPD changes for CML | Subrata Banik |
| 2019-03-13 | soc/intel/cannonlake: Allow mainboard to override DRAM part number | Furquan Shaikh |
| 2019-03-08 | coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX) | Julius Werner |
| 2019-03-04 | arch/io.h: Drop unnecessary include | Kyösti Mälkki |
| 2019-03-04 | soc/intel/cannonlake: Move common definitions to a header file | Rizwan Qureshi |
| 2019-02-27 | soc/intel/cannonlake: Add a config for configuring SD_VDD1_PWR_EN# | Rizwan Qureshi |
| 2019-02-27 | soc/intel/cannonlake: Add ASL functions to manipulate RX/TX buffers | Rizwan Qureshi |
| 2019-02-26 | soc/intel/cannonlake: Update GPIO definitions for Virtual GPIO | Rizwan Qureshi |
| 2019-02-22 | soc/intel/cannonlake: Add ASL function for setting pad mode | Rizwan Qureshi |
| 2019-02-21 | soc/intel/cannonlake: Add field to identify single channel memory | Shelley Chen |
| 2019-02-15 | soc/intel/cannonlake: Define VR settings | Roy Mingi Park |
| 2019-02-07 | soc/intel/cannonlake: Configure GPIOs again after FSP-S is done | Furquan Shaikh |
| 2019-01-25 | soc/intel/cannonlake: Export function to set After G3 state | Duncan Laurie |
| 2019-01-16 | soc/intel/cannonlake: Add processor power limits control support | Sumeet Pawnikar |
| 2019-01-16 | buildsystem: Promote rules.h to default include | Kyösti Mälkki |
| 2019-01-10 | soc/intel/common/block: Move tco common functions into block/smbus | Subrata Banik |
| 2019-01-09 | soc/intel/cannonlake: Enable/Disable IPU based on devicetree switch | V Sowmya |
| 2019-01-08 | soc/intel/cannonlake: Add chipset event logging | Duncan Laurie |
| 2019-01-03 | soc/intel/cannonlake: Add cannonlake ACPI GPIO op | Lijian Zhao |
| 2018-12-19 | soc/intel/cannonlake: Amend comment typo | Lijian Zhao |
| 2018-12-14 | soc/intel/cannonlake: Fix CNL-H GPIO pin map | Duncan Laurie |
| 2018-11-27 | soc/intel/cannonlake: Delete unused macros in lpc.h | Subrata Banik |
| 2018-11-16 | src: Get rid of duplicated includes | Elyes HAOUAS |
| 2018-11-12 | src: Remove unneeded include "{arch,cpu}/cpu.h" | Elyes HAOUAS |
| 2018-11-01 | src: Add missing include <stdint.h> | Elyes HAOUAS |
| 2018-10-30 | src: Add missing include <stdint.h> | Elyes HAOUAS |
| 2018-10-26 | soc/intel/cannonlake: Add back PM TIMER EMULATION | Lijian Zhao |
| 2018-10-17 | soc/intel/cannonlake: Add CNP PCH-H gpio pin definitions | praveen hodagatta pranesh |
| 2018-10-17 | soc/intel/cannonlake: Add new cannon lake PCH-H support | praveen hodagatta pranesh |
| 2018-10-11 | src: Move common IA-32 MSRs to <cpu/x86/msr.h> | Elyes HAOUAS |
| 2018-10-09 | soc/intel/cannonlake: Make correct IRQ mapping for CNL SA and PCH PCI devices | Subrata Banik |
| 2018-10-09 | soc/intel/cannonlake: Ensure FSP don't override ITSS IPCx registers | Subrata Banik |
| 2018-10-08 | Move compiler.h to commonlib | Nico Huber |
| 2018-10-04 | src/soc/intel/cannonlake: Fix IA32_PLATFORM_DCA_CAP address | Elyes HAOUAS |
| 2018-09-21 | soc/intel/cannonlake: Correct ITSS port id. | praveen hodagatta pranesh |
| 2018-09-20 | soc/intel/cannonlake: Remove const for spd_smbus_address | Lijian Zhao |
| 2018-08-30 | soc/intel/cannonlake: Update PMC base address for CNP H and LP | Maulik V Vaghela |
| 2018-08-28 | soc/intel/cannonlake: Change LPDDR4 to MEMCFG | Lijian Zhao |
| 2018-08-22 | cbtable: remove chromeos_acpi from cbtable | Joel Kitching |
| 2018-08-20 | soc/intel/common/block: Move common uart function to block/uart | Subrata Banik |
| 2018-06-28 | soc/intel/common/block: Move p2sb common functions into block/p2sb | Subrata Banik |
| 2018-06-22 | soc/intel/cannonlake: Remove DMA support for PTT | Subrata Banik |
| 2018-06-06 | soc/intel/common/block: Add common chip config block | Subrata Banik |
| 2018-06-04 | src/soc: Get rid of whitespace before tab | Elyes HAOUAS |
| 2018-02-22 | soc/intel/cannonlake: Add emmc/sdc port id | Lijian Zhao |
| 2018-02-22 | soc/intel/cannonlake: Add provision to make CSME function disable in SMM mode | Subrata Banik |
| 2018-02-20 | src/soc: Fix various typos | Jonathan Neuschäfer |
| 2018-02-16 | soc/intel/cannonlake: Add missing GPIO pin definitions | Lijian Zhao |
| 2018-02-11 | soc/intel/cannonlake: Add Pch iSCLK programming | Lijian Zhao |
| 2018-01-23 | src/soc/intel/cannonlake: Update C-state latency control limits | Vaibhav Shankar |
| 2018-01-23 | mainboard/intel/cannonlake_rvp: Add support for MAX98373 speaker amp | N, Harshapriya |
| 2018-01-23 | soc/intel/cannonlake: Add audio NHLT support | Lijian Zhao |
| 2018-01-09 | soc/intel/cannonlake: Remove redundent CNL CPUID macros | Subrata Banik |
| 2018-01-07 | soc/intel/cannonlake: provide LPDDR4 memory init | Nick Vaccaro |
| 2018-01-05 | soc/intel/cannonlake: Correct PMC/GPIO routing information | Lijian Zhao |
| 2017-12-13 | src/soc/intel/cannonlake: Add _PRW for CNVi | Bora Guvendik |
| 2017-12-11 | soc/intel/cannonlake: Add support for D0 stepping | Lijian Zhao |
| 2017-12-08 | soc/intel/cannonlake: Add PCH ID support in bootblock/report_platform.c | Subrata Banik |
| 2017-12-05 | soc/intel/cannonlake: Fix DSX_CFG macro name for AC_PRESENT | Furquan Shaikh |
| 2017-11-17 | soc/intel/cannonlake: fix gpio pin numbers | Bora Guvendik |
| 2017-11-11 | soc/intel/{cannonlake,skylake}: Add _soc_ prefix in spi soc routine | Subrata Banik |
| 2017-11-04 | sb and soc: Enforce correct offset of member "chromeos" in global_nvs_t | Jonathan Neuschäfer |
| 2017-10-27 | soc/intel/cannonlake: Use common p2sb driver | Lijian Zhao |
| 2017-10-26 | soc/intel/cannonlake: Add support for C state and P state | Shaunak Saha |
| 2017-10-19 | soc/intel/cannonlake: Fix HECI error on reset | Lijian Zhao |
| 2017-10-19 | soc/intel/cannonlake: Use EBDA structure to store soc reserve memory size | Subrata Banik |
