summaryrefslogtreecommitdiff
path: root/src/soc/intel/cannonlake/Kconfig
AgeCommit message (Expand)Author
2021-03-03soc/intel: Factor out common smmrelocate.cAngel Pons
2021-03-01soc/intel: Factor out identical acpigen GPIO helpersAngel Pons
2021-02-16vc/google/chromeos: Always use CHROMEOS_RAMOOPS_DYNAMICKyösti Mälkki
2021-01-28arch/x86: Remove most C_ENV_BOOTBLOCK_SIZE limitsKyösti Mälkki
2021-01-11soc/intel/cnl: add SLP_S0 residency register and enable LPIT supportMichael Niewöhner
2021-01-11{soc,vc,mb}/intel: Drop support for Cannon Lake SoCFelix Singer
2020-12-30soc/intel/cnl: add Kconfig values for GMA backlight registersMichael Niewöhner
2020-12-14soc/intel: Remove INTEL_CAR_NEM_ENHANCED_V2 config optionShreesh Chhabbi
2020-12-08soc/intel/cannonlake: Restore alphabetical order of Kconfig selectsFelix Singer
2020-11-14soc/intel/cnl: enable ACPI CPPC entries generationMichael Niewöhner
2020-11-13soc/intel/{skl,cnl}: replace PM ACPI timer dt option by KconfigMichael Niewöhner
2020-11-13soc/intel/{skl,cnl}: drop duplicate PM ACPI timer disablingMichael Niewöhner
2020-11-02soc/intel: Use of common reset code blockSubrata Banik
2020-11-02soc/intel: Add a driver for CNVi WiFi/BT controllersFurquan Shaikh
2020-10-21soc/intel: convert XTAL frequency constant to KconfigMichael Niewöhner
2020-10-21soc/intel/common: add Kconfig for PM Timer emulation supportMichael Niewöhner
2020-10-03soc/intel: Make use of PMC low power program from common blockSubrata Banik
2020-10-02drivers/spi: Add BOOT_DEVICE_SPI_FLASH_NO_EARLY_WRITES configShelley Chen
2020-09-26arch/x86: Introduce `ARCH_ALL_STAGES_X86_32`Angel Pons
2020-09-14soc/intel/common/cpu: Update COS mask calculation for NEM enhanced modeAamir Bohra
2020-09-03soc/intel/cnl: Allow using the remaining Comet Lake FSPsFelix Singer
2020-09-033rdparty/fsp: Update submodule pointer to current masterFelix Singer
2020-09-03soc/intel/cnl: Add new Kconfig option which matches its FSPs nameFelix Singer
2020-07-26cpu,soc/intel: Drop select SMPKyösti Mälkki
2020-06-18soc/intel/cannonlake: Enable FSP-S compressionKarthikeyan Ramasubramanian
2020-06-10ACPI: Remove Kconfig COMMON_FADTKyösti Mälkki
2020-06-02soc/intel/common/{pch,sata}: Remove SATA common code driverSubrata Banik
2020-05-27soc/intel/gma: Move DDI-A 4-lane config to common codeNico Huber
2020-05-26cannonlake: update processor power limits configurationSumeet R Pawnikar
2020-04-28soc/intel/cometlake: Add ucode from repoFelix Singer
2020-04-17soc/intel: Disable config option for SCS by defaultDuncan Laurie
2020-04-05fsp2_0: Gather Kconfig declarationsNico Huber
2020-03-30intel/fsp2_0: Make FSP_USE_REPO a SoC opt-inJohanna Schander
2020-03-25soc/intel/cometlake: Use IntelFSP repoFelix Singer
2020-03-04soc/intel/cpu: Select NO_FIXED_XIP_ROM_SIZEArthur Heymans
2020-02-17vboot: remove VBOOT_SAVE_RECOVERY_REASON_ON_REBOOT optionJoel Kitching
2020-01-16soc/intel/{cnl,icl,skl, tgl}: Move SOC_INTEL_COMMON_BLOCK_THERMAL into SoC sp...Subrata Banik
2019-12-19{drivers,soc}/intel/fsp2_0: Move chipset specific logo handling to SoCWim Vervoorn
2019-12-16src/soc/intel/cannonlake: Bump MAX_CPU from 8->12Edward O'Callaghan
2019-12-163rdparty/fsp: Update to current master againNico Huber
2019-12-093rdparts/fsp: Update fsp submoduleJohanna Schander
2019-11-25Kconfig: Drop the C_ENVIRONMENT_BOOTBLOCK symbolArthur Heymans
2019-11-11drivers/intel/fsp2_0: move common cbmem_top_chipset to fsp driverMichael Niewöhner
2019-11-10soc/intel/common/sa: Remove EBDA dependencyArthur Heymans
2019-11-03cpu/x86/tsc: Flip and rename TSC_CONSTANT_RATE to UNKNOWN_TSC_RATEKyösti Mälkki
2019-11-02soc/intel/common/pch: move EBDA Kconfig to soc levelMichael Niewöhner
2019-10-20soc/intel/{cnl, icl}: Update the DCACHE_BSP_STACK_SIZE to 129KiBV Sowmya
2019-09-13soc/intel/cannonlake: Allow coreboot to reserve stack for fspBora Guvendik
2019-09-11intel/fsp2_0: Add help text for FSP_TEMP_RAM_SIZE KconfigSubrata Banik
2019-09-02security/intel: Add TXT infrastructurePatrick Rudolph
2019-08-11arch/x86: Flip option NO_CAR_GLOBAL_MIGRATIONKyösti Mälkki
2019-08-11arch/x86: Enable POSTCAR_CONSOLE by defaultKyösti Mälkki
2019-08-08lib/stage_cache: Refactor Kconfig optionsKyösti Mälkki
2019-08-02soc/intel/common/pch: Move thermal kconfig selection into common/pchSubrata Banik
2019-07-31soc/intel/cannonlake: Enable FSP to use coreboot stack for cometlakeAamir Bohra
2019-07-31soc/intel/cannonlake: Enable PCH Thermal Sensor configuration for S0ixSumeet Pawnikar
2019-07-16soc/intel/{cnl,icl}: Always use CAR NEM enhanced by defaultAngel Pons
2019-07-11soc/intel/common/timer: Move USE_LEGACY_8254_TIMER into common/block/timerSubrata Banik
2019-07-09arch/x86: Flip HAVE_MONOTONIC_TIMER defaultKyösti Mälkki
2019-07-09cpu/x86: Flip SMM_TSEG defaultKyösti Mälkki
2019-07-06soc/intel/cannonlake: Override PRERAM_CBMEM_CONSOLE_SIZE default valueSubrata Banik
2019-07-02soc/intel/cannonlake: Add support to log XHCI wake eventsPaul Fagerburg
2019-07-01Use 3rdparty/intel-microcodeArthur Heymans
2019-06-28soc/intel/cannonlake: fix use of legacy 8254 timerMatt DeVillier
2019-06-26soc/intel/cannonlake/Kconfig: Don't have all variants select SOC_INTEL_CANNON...Arthur Heymans
2019-06-21soc/intel/cannonlake: Rename SOC_INTEL_COMMON_CANNONLAKE_BASEArthur Heymans
2019-06-13soc/intel/{cml, whl}: Add option to skip HECI disable in SMMSubrata Banik
2019-06-03soc/intel: Replace UART_BASE() and friends with a KconfigNico Huber
2019-05-09soc/intel/cannonlake: Fix pcie clock numberLijian Zhao
2019-05-06soc/intel/cannonlake: Add GPIO dual-route support.Tim Wawrzynczak
2019-04-30vboot: refactor OPROM codeJoel Kitching
2019-04-253rdparty/fsp: Update submodule pointer to upstream masterMatt DeVillier
2019-04-23soc/intel/cannonlake: Enable PlatformDebugConsent by KconfigKane Chen
2019-04-22Revert "soc/intel/cannonlake: Enable coreboot MP PPI service for WHL/CML"Lijian Zhao
2019-04-16soc/intel/cannonlake: Implement soc side VMX supportRonak Kanabar
2019-04-16soc/intel/cannonlake: Enable coreboot MP PPI service for WHL/CMLSubrata Banik
2019-04-12soc/intel/cannonlake: Select FSP_M_XIPFurquan Shaikh
2019-04-12soc/intel/cannonlake: Do not use XIP_ROM_SIZEFurquan Shaikh
2019-02-28soc/intel/cannonlake: Add CometLake SoC supportSubrata Banik
2019-02-27soc/intel/cannonlake: Add a config for configuring SD_VDD1_PWR_EN#Rizwan Qureshi
2019-02-07soc/intel/cannonlake: Add Whiskeylake SoC kconfigSubrata Banik
2019-02-04soc/intel/cannonlake: Remove SOC_INTEL_CANNONLAKE_MEMCFG_INIT KconfigSubrata Banik
2019-01-12soc/intel/cannonlake: Hook up MicrocodeLijian Zhao
2019-01-10Untangle CBFS microcode updatesNico Huber
2019-01-09soc/intel: Clean mess around UART_DEBUGNico Huber
2018-12-07soc/intel/cannonlake: Fix I2C clock inputDuncan Laurie
2018-12-04soc/intel/cannonlake: Increase bootblock sizeDuncan Laurie
2018-10-27soc/intel/*: Make FSP header path user configurablePatrick Georgi
2018-10-25soc/intel: Consolidate FSP CAR setup and teardown codePraveen hodagatta pranesh
2018-10-22intel: Use CF9 reset (part 2)Patrick Rudolph
2018-10-19soc/intel/cannonlake: Enable HDA driver supportpraveen hodagatta pranesh
2018-10-17soc/intel/cannonlake: Add CNP PCH-H gpio pin definitionspraveen hodagatta pranesh
2018-10-17soc/intel/cannonlake: Add new cannon lake PCH-H supportpraveen hodagatta pranesh
2018-10-12drivers/intel/fsp2_0: Hook up IntelFSP repoPatrick Georgi
2018-09-14soc/intel/denverton_ns: Enable common block PMCJulien Viard de Galbert
2018-09-13src/*/intel/: clarify Kconfig options regarding IFDStefan Tauner
2018-09-10soc/intel/cannonlake: Correct number of root ports for CNL PCH HMaulik V Vaghela
2018-08-28soc/intel/cannonlake: Change LPDDR4 to MEMCFGLijian Zhao
2018-08-03soc/intel/coffeelake: Add initial coffeelake supportLijian Zhao
2018-06-23soc/intel/cannonlake: Disable UART_DEBUG by defaultSubrata Banik