index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
broadwell
Age
Commit message (
Expand
)
Author
2014-12-28
intel baytrail broadwell: Include microcode updates
Kyösti Mälkki
2014-12-16
Intel FSP: Move to DYNAMIC_CBMEM
Kyösti Mälkki
2014-12-08
intel/broadwell: Spelling fixes
Martin Roth
2014-12-02
Replace hlt with halt()
Patrick Georgi
2014-11-30
Replace hlt() loops with halt()
Patrick Georgi
2014-11-28
ACPI: Remove CBMEM TOC from GNVS
Kyösti Mälkki
2014-11-25
intel: Remove IRQ1 from possible PIRQ assignemnt.
Vladimir Serbinenko
2014-11-19
broadwell: move to per-device ACPI.
Vladimir Serbinenko
2014-11-13
intel: use crosscompiler readelf, instead of global
Patrick Georgi
2014-11-09
src: Too many terminators ';;' at end of stmts, stop Skynet
Edward O'Callaghan
2014-11-08
intel: Use 'FORCEWAKE_ACK_HSW' define over '0x130044'
Edward O'Callaghan
2014-11-04
Redundant addr '&' operator on func ptr's in struct initiator
Edward O'Callaghan
2014-11-01
{cpu,soc}: Use DEVICE_NOOP macro over dummy symbol
Edward O'Callaghan
2014-10-22
broadwell: Update Haswell and Broadwell E0 microcode
Duncan Laurie
2014-10-22
broadwell: Update microcode
Duncan Laurie
2014-10-22
broadwell: ACPI, romstage, and other updates
Duncan Laurie
2014-10-22
broadwell: Update D0 microcode to FFFF000E
Duncan Laurie
2014-10-22
broadwell: Update microcode for supported CPUs
Duncan Laurie
2014-10-22
broadwell: add new intel SOC
Duncan Laurie