aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/broadwell/romstage/cache_as_ram.inc
AgeCommit message (Expand)Author
2015-06-08Remove empty lines at end of fileElyes HAOUAS
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2015-04-04Broadwell: Pass TSC value to romstage_mainLee Leahy
2014-12-31broadwell: Preparations for buildingMarc Jones
2014-10-22broadwell: add new intel SOCDuncan Laurie