| Age | Commit message (Expand) | Author |
|---|---|---|
| 2015-04-04 | Broadwell: Fix PCIe L1 Sub-State capability ID not filled. | Kenji Chen |
| 2015-04-02 | Broadwell: Select PCIE_L1_SUB_STATE and apply Broadwell settings. | Kenji Chen |
| 2015-04-02 | Broadwell: Synchronize for power management with FRC | Kenji Chen |
| 2015-04-02 | Broadwell: Synchronize RO, Link Arbiter, and OBFF with FRC | Kenji Chen |
| 2015-04-02 | Broadwell: Revise programming flow for write-once registers | Kenji Chen |
| 2015-04-02 | broadwell: Configure IOSF Port and Grant Count | Kenji Chen |
| 2015-04-02 | broadwell: Update PCIe configuration to follow BWG | Kane Chen |
| 2015-03-27 | broadwell: Fix some errors in selftest | Kane Chen |
| 2015-03-27 | broadwell: Apply pcie updates from 2.1.0 ref code | Kane Chen |
| 2015-03-27 | broadwell: Misc updates from 2.1.0 ref code | Duncan Laurie |
| 2014-12-08 | intel/broadwell: Spelling fixes | Martin Roth |
| 2014-10-22 | broadwell: add new intel SOC | Duncan Laurie |
 |
index : coreboot.git | |
| my copy of coreboot | User & |
| summaryrefslogtreecommitdiff |