aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/braswell/romstage
AgeCommit message (Expand)Author
2016-01-28soc/braswell: Fix issues found during static code analysisRavi Sarawadi
2016-01-28Strago: Enable CA MirrorShobhit Srivastava
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-10-27FSP 1.1: Replace soc_ prefix with fsp_Lee Leahy
2015-10-11intel fsp1_1: prepare for romstage vboot verification splitAaron Durbin
2015-10-11soc/intel/common: remove chipset specific callsAaron Durbin
2015-10-11intel SOC common: Remove unused parametersLee Leahy
2015-09-10fsp1_1: provide binding to UEFI versionAaron Durbin
2015-08-29fsp raminit: Add romstage_params to soc_memory_init_paramsDuncan Laurie
2015-07-06Braswell: Update to end of June.Lee Leahy
2015-06-25Braswell: Add Braswell SOC supportLee Leahy
2015-06-09stage_cache: use cbmem init hooksAaron Durbin
2015-06-08Remove empty lines at end of fileElyes HAOUAS
2015-06-02cbfs: new API and better program loadingAaron Durbin
2015-05-28Remove address from GPLv2 headersPatrick Georgi
2015-05-27Move TPM code out of chromeosVladimir Serbinenko
2015-05-23Braswell: Use Baytrail as Comparison BaseLee Leahy
generated by cgit v1.2.3 (git 2.39.1) at 2024-07-08 03:25:25 +0000