index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
gitea
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
braswell
/
include
Age
Commit message (
Expand
)
Author
2016-01-27
soc/braswell: Fix leakage on V1P8S rail
Shobhit Srivastava
2016-01-27
soc/braswell: Add macro NATIVE_INT_PU20K
Hannah Williams
2016-01-26
Braswell: Implement Gpio library functions to read RAMID
Subrata Banik
2016-01-22
soc/braswell: Add method for Wifi regulatory domain
Felix Durairaj
2016-01-14
soc/braswell: Fix P-state table
Subrata Banik
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-10-27
FSP 1.1: Move common FSP code
Lee Leahy
2015-10-11
soc/intel/common: remove chipset specific calls
Aaron Durbin
2015-09-17
braswell: Switch to using common ACPI _SWS code
Duncan Laurie
2015-09-10
fsp1_1: provide binding to UEFI version
Aaron Durbin
2015-09-08
braswell: Tristate CFIO 139 and CFIO 140
Ravi Sarawadi
2015-08-29
intel/braswell: allow dirty cache line evictions for SMRAM to stick
Chiranjeevi Rapolu
2015-07-08
Braswell: Fix error in the warranty statement
Lee Leahy
2015-07-06
Braswell: Update to end of June.
Lee Leahy
2015-07-06
Braswell: Update the ACPI tables
Lee Leahy
2015-06-25
Braswell: Remove copyright address
Lee Leahy
2015-06-25
Braswell: Add Braswell SOC support
Lee Leahy
2015-05-28
Remove address from GPLv2 headers
Patrick Georgi
2015-05-23
Braswell: Use Baytrail as Comparison Base
Lee Leahy