summaryrefslogtreecommitdiff
path: root/src/soc/intel/braswell/chip.c
AgeCommit message (Expand)Author
2018-04-24compiler.h: add __weak macroAaron Durbin
2017-09-08soc/intel/braswell: add USB2 PHY PERPORTRXISET UPDKevin Chiu
2017-09-08soc/intel/braswell: Add USB2 phy setting overrideMatt DeVillier
2017-09-08soc/intel/braswell: Add SoC stepping identify helperMatt DeVillier
2017-09-08soc/intel/braswell: Add I2C clock config optionsDivagar Mohandass
2017-03-17soc/intel/braswell: Add int to unsignedLee Leahy
2016-01-28soc/braswell: Fix issues found during static code analysisRavi Sarawadi
2016-01-28soc/braswell: Disable SD card detect simulation in FSPDivya Sasidharan
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-10-27FSP 1.1: Replace soc_ prefix with fsp_Lee Leahy
2015-10-11Braswell: Modify CB to accomodate new FSPv83Subrata Banik
2015-09-10fsp1_1: provide binding to UEFI versionAaron Durbin
2015-06-25Braswell: Add Braswell SOC supportLee Leahy
2015-05-28Remove address from GPLv2 headersPatrick Georgi
2015-05-23Braswell: Use Baytrail as Comparison BaseLee Leahy
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-27 12:27:43 +0000