aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/baytrail/romstage/romstage.c
AgeCommit message (Expand)Author
2014-05-07baytrail: enable caching and prefetching in spi controllerAaron Durbin
2014-05-07baytrail: ensure init_chromeos() is called in romstageAaron Durbin
2014-05-06baytrail: add support for S3 resumeAaron Durbin
2014-02-27baytrail: increment boot count for elogAaron Durbin
2014-02-24baytrail: initialize chromeos EC if present in romstageAaron Durbin
2014-02-16baytrail: SMM supportAaron Durbin
2014-02-15coreboot: infrastructure for different ramstage loadersAaron Durbin
2014-02-13baytrail: add vboot ramstage verificationAaron Durbin
2014-02-11baytrail: move early init to before mainboardAaron Durbin
2014-02-11baytrail: set max frequency early in romstageAaron Durbin
2014-02-05baytrail: initialize punitAaron Durbin
2014-02-05baytrail: disable tco timerAaron Durbin
2014-02-05baytrail: program PUNIT memory-mapped base addressAaron Durbin
2014-02-05baytrail: start collecting timestampsAaron Durbin
2014-01-31baytrail: initialize graphics before MRCAaron Durbin
2014-01-31baytrail: add initial supportAaron Durbin
generated by cgit v1.2.3 (git 2.39.1) at 2024-07-20 06:53:23 +0000