aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/baytrail/romstage/romstage.c
AgeCommit message (Expand)Author
2016-12-01lib: put romstage_handoff implementation in own compilation unitAaron Durbin
2016-12-01romstage_handoff: remove code duplicationAaron Durbin
2016-11-18intel post-car: Increase stacktop alignmentKyösti Mälkki
2016-10-31lib/prog_loaders: use common ramstage_cache_invalid()Aaron Durbin
2016-07-31src/soc: Capitalize CPU, ACPI, RAM and ROMElyes HAOUAS
2016-07-15soc/intel/baytrail: use common Intel ACPI hardware definitionsAaron Durbin
2016-07-10intel post-car: Consolidate choose_top_of_stack()Kyösti Mälkki
2016-06-29intel romstage: Use run_ramstage()Kyösti Mälkki
2016-06-22Ignore RAMTOP for MTRRsKyösti Mälkki
2016-02-26tree wide: Convert "if (CONFIG_.*_TPM.*)" to "if (IS_ENABLED(...))"Denis 'GNUtoo' Carikli
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-10-15cpu/mtrr.h: Fix macro names for MTRR registersAlexandru Gagniuc
2015-09-24coreboot: move TS_END_ROMSTAGE to one spotAaron Durbin
2015-09-23chromeos: vboot and chromeos dependency removal for sw write protect statePaul Kocialkowski
2015-06-09cbmem: add indicator to hooks if cbmem is being recoveredAaron Durbin
2015-06-09cbmem: Unify CBMEM init tasks with CBMEM_INIT_HOOK() APIKyösti Mälkki
2015-05-27Move TPM code out of chromeosVladimir Serbinenko
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2015-04-22coreboot: common stage cacheAaron Durbin
2015-04-07baytrail: Change all SoC headers to <soc/headername.h> systemJulius Werner
2015-02-15x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointerKevin Paul Herbert
2015-01-14baytrail broadwell: Use timestamps internal stashKyösti Mälkki
2015-01-05timestamps: Switch from tsc_t to uint64_tStefan Reinauer
2014-10-28baytrail: romstage: Add function to check SW WP status for vbootShawn Nematbakhsh
2014-09-19baytrail/rambi: spi, charger, and audio updatesAaron Durbin
2014-07-08soc: Trivial - drop trailing blank lines at EOFEdward O'Callaghan
2014-05-13baytrail: snapshot power state in romstageAaron Durbin
2014-05-10baytrail: allow ramstage_cache_location() usage in ramstageAaron Durbin
2014-05-07baytrail: enable caching and prefetching in spi controllerAaron Durbin
2014-05-07baytrail: ensure init_chromeos() is called in romstageAaron Durbin
2014-05-06baytrail: add support for S3 resumeAaron Durbin
2014-02-27baytrail: increment boot count for elogAaron Durbin
2014-02-24baytrail: initialize chromeos EC if present in romstageAaron Durbin
2014-02-16baytrail: SMM supportAaron Durbin
2014-02-15coreboot: infrastructure for different ramstage loadersAaron Durbin
2014-02-13baytrail: add vboot ramstage verificationAaron Durbin
2014-02-11baytrail: move early init to before mainboardAaron Durbin
2014-02-11baytrail: set max frequency early in romstageAaron Durbin
2014-02-05baytrail: initialize punitAaron Durbin
2014-02-05baytrail: disable tco timerAaron Durbin
2014-02-05baytrail: program PUNIT memory-mapped base addressAaron Durbin
2014-02-05baytrail: start collecting timestampsAaron Durbin
2014-01-31baytrail: initialize graphics before MRCAaron Durbin
2014-01-31baytrail: add initial supportAaron Durbin
generated by cgit v1.2.3 (git 2.39.1) at 2024-07-16 19:44:10 +0000