aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/baytrail/pcie.c
AgeCommit message (Expand)Author
2015-04-10baytrail: fix the coding error on PCIe L1 exit latencyKevin L Lee
2015-04-10Baytrail: Prior to PCI scan, wait for LCTL to be active in 50 msKevin Hsieh
2015-04-07baytrail: Change all SoC headers to <soc/headername.h> systemJulius Werner
2015-04-04Baytrail: Fix no_dev_behind_port not executed for RP1/2/3.Kenji Chen
2015-04-02Baytrail: Change PCIe root disable algorithmKenji Chen
2014-12-08intel/baytrail: Spelling fixesMartin Roth
2014-10-22baytrail/rambi: S3 support and other updatesKein Yuan
2014-05-10baytrail: utilize reg_script_run_on_dev()Aaron Durbin
2014-05-07baytrail: pcie: Root port initializationAaron Durbin