summaryrefslogtreecommitdiff
path: root/src/soc/intel/baytrail/include
AgeCommit message (Expand)Author
2020-08-02soc/intel/baytrail: Add native refcode replacementMate Kukri
2020-07-25soc/intel/baytrail/include/soc/irq.h: Add bracesAngel Pons
2020-07-25soc/intel/baytrail: Simplify pattrs definitionsAngel Pons
2020-07-14soc/intel/baytrail: Move `acpi_fill_fadt` to fadt.cAngel Pons
2020-07-14src: Remove unused 'include <stdint.h>Elyes HAOUAS
2020-07-12soc/intel/baytrail: Add dedicated devices for MMC and MMC 4.5 controllerMate Kukri
2020-07-09soc/intel/baytrail: Align whitespace and commentsAngel Pons
2020-07-09soc/intel/baytrail: Rename "pmc.h" to "pm.h"Angel Pons
2020-06-30ACPI: Drop typedef global_nvs_tKyösti Mälkki
2020-06-07mb,soc/intel: Rename acpi_fill_in_fadt() to acpi_fill_fadt()Kyösti Mälkki
2020-05-27drivers/intel/gma: Move IGD OpRegion to CBMEMNico Huber
2020-05-11treewide: Replace BSD-3-Clause and ISC headers with SPDX headersPatrick Georgi
2020-05-11treewide: split off license text, remove extra copyright noticesPatrick Georgi
2020-05-11treewide: Remove "this file is part of" linesPatrick Georgi
2020-05-02acpi: Move ACPI table support out of arch/x86 (3/5)Furquan Shaikh
2020-04-06soc/intel/baytrail: Use SPDX for GPL-2.0-only filesAngel Pons
2020-03-23src: capitalize 'APIC'Elyes HAOUAS
2020-03-18soc: Remove copyright noticesPatrick Georgi
2020-03-04src: capitalize 'PCIe'Elyes HAOUAS
2019-12-19src: Remove unused 'include <arch/cpu.h>'Elyes HAOUAS
2019-11-29soc/intel/baytrail: Move to C_ENVIRONMENT_BOOTBLOCKArthur Heymans
2019-11-27soc/intel/baytrail: Use sb/intel/common/spi.cArthur Heymans
2019-11-08ELOG, soc/intel: Avoid some preprocessor useKyösti Mälkki
2019-11-08arch/x86: Drop some __SMM__ guardsKyösti Mälkki
2019-11-04soc/intel: Remove unused codePatrick Rudolph
2019-10-27src/soc: change "unsigned" to "unsigned int"Martin Roth
2019-10-02intel/pci_devs: Regroup PCI xx_DEVID entriesKyösti Mälkki
2019-09-13soc/intel: Remove some __PRE_RAM__ useKyösti Mälkki
2019-08-28google/rambi,intel/baytrail: Simplified romstage flowKyösti Mälkki
2019-08-27intel/baytrail: Use smm_subregion()Kyösti Mälkki
2019-08-21arch/x86: Rename some mainboard_romstage_entry()Kyösti Mälkki
2019-08-21intel/fsp1_0,baytrail,rangeley: Tidy up use of preprocessorKyösti Mälkki
2019-08-18cpu/intel: Enter romstage without BISTKyösti Mälkki
2019-08-15soc/intel: Rename some SMM support functionsKyösti Mälkki
2019-05-29sb/intel/*: Delete early_spiPatrick Rudolph
2019-03-08coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner
2019-03-04device/mmio.h: Add include file for MMIO opsKyösti Mälkki
2019-01-08cpu/intel/car: Prepare for C_ENVIRONMENT_BOOTBLOCKKyösti Mälkki
2018-12-28soc/intel: Drop romstage_after_car()Kyösti Mälkki
2018-10-30src: Add missing include <stdint.h>Elyes HAOUAS
2018-10-22intel: Use CF9 reset (part 1)Patrick Rudolph
2018-10-11src: Move common IA-32 MSRs to <cpu/x86/msr.h>Elyes HAOUAS
2018-10-08Move compiler.h to commonlibNico Huber
2018-10-05src: Fix MSR_PKG_CST_CONFIG_CONTROL register nameElyes HAOUAS
2018-08-22cbtable: remove chromeos_acpi from cbtableJoel Kitching
2018-07-09src/soc: Use "foo *bar" instead of "foo* bar"Elyes HAOUAS
2018-06-04src/soc: Get rid of whitespace before tabElyes HAOUAS
2018-06-04src: Use "foo *bar" instead of "foo* bar"Elyes HAOUAS
2018-05-24soc/intel/baytrail: Get rid of device_tElyes HAOUAS
2018-03-14soc/intel/baytrail: add support for Intel GMA OpRegionMatt DeVillier
2017-11-04sb and soc: Enforce correct offset of member "chromeos" in global_nvs_tJonathan Neuschäfer
2017-09-20soc/intel/baytrail: refactor rtc failure checkingAaron Durbin
2017-07-13soc/intel: add IS_ENABLED() around Kconfig symbol referencesMartin Roth
2017-07-13Rename __attribute__((packed)) --> __packedStefan Reinauer
2017-02-14google/rambi: add explicit pull-down for ram-idMatt DeVillier
2016-07-31src/soc: Capitalize CPU, ACPI, RAM and ROMElyes HAOUAS
2016-07-30chromeos mainboards: remove chromeos.aslAaron Durbin
2016-07-15soc/intel/baytrail: use common Intel ACPI hardware definitionsAaron Durbin
2015-11-21baytrail: add C0 and D0 stepping decodeBen Gardner
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-05-23baytrail: Switch to per-device ACPIVladimir Serbinenko
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2015-04-10baytrail: correct NC pin to GPO pin according to BYT platform design guideKane Chen
2015-04-07baytrail: Change all SoC headers to <soc/headername.h> systemJulius Werner