index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
gitea
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
baytrail
/
Kconfig
Age
Commit message (
Expand
)
Author
2014-10-28
baytrail: move cache-as-ram base address to 0xfe000000
Aaron Durbin
2014-10-22
reg_script: default to n for ARCH_X86
Isaac Christensen
2014-10-22
baytrail: Move MRC cache code to a common directory
Duncan Laurie
2014-10-22
baytrail/rambi: S3 support and other updates
Kein Yuan
2014-10-19
haswell baytrail: Enable RELOCATABLE_RAMSTAGE
Kyösti Mälkki
2014-08-28
soc/intel/baytrail/Kconfig: Remove empty line at top file
Paul Menzel
2014-08-15
Move baytrail-specific config to baytrail.
Vladimir Serbinenko
2014-07-23
src/.../Kconfig: various small fixes to texts
Daniele Forsi
2014-05-15
baytrail: Enable PCIe common clock and ASPM
Duncan Laurie
2014-05-15
baytrail: use CPU_INTEL_TURBO_NOT_PACKAGE_SCOPED
Aaron Durbin
2014-05-07
baytrail: romstage: Add config option to enable RMT
Shawn Nematbakhsh
2014-05-06
Introduce stage-specific architecture for coreboot
Furquan Shaikh
2014-05-03
Move ARCH_* from board/Kconfig to cpu or soc Kconfig.
Furquan Shaikh
2014-02-25
Remove CACHE_ROM.
Vladimir Serbinenko
2014-02-17
baytrail: enable monotonic timer
Aaron Durbin
2014-02-16
baytrail: bring up APs
Aaron Durbin
2014-02-11
baytrail: add reset support
Aaron Durbin
2014-02-11
baytrail: adjust cache policy during romstage
Aaron Durbin
2014-02-05
baytrail: Rearrange config options alphanumerically
Vadim Bendebury
2014-02-05
baytrail: start collecting timestamps
Aaron Durbin
2014-01-31
baytrail: add initial support
Aaron Durbin