index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
apollolake
/
chip.h
Age
Commit message (
Expand
)
Author
2016-12-08
soc/intel/apollolake: Set PL2 in RAPL register
Sumeet Pawnikar
2016-11-11
soc/intel/common/lpss_i2c: simplify API and use common config structure
Aaron Durbin
2016-10-16
soc/intel/apollolake: Set PL1 limits for RAPL MSR registers
Sumeet Pawnikar
2016-09-14
soc/intel/apollolake: Add PM methods to power gate PCIe
Vaibhav Shankar
2016-09-07
soc/apollolake: Enable/disable Audio clk and power gate in devicetree.cb
Venkateswarlu Vinjamuri
2016-08-30
soc/intel/apollolake: add option for SLP_S3_L assertion width
Aaron Durbin
2016-07-30
soc/intel/apollolake: Include gpe.h in chip.h
Furquan Shaikh
2016-07-28
intel/apollolake: Update gnvs for dptf
Shaunak Saha
2016-07-15
soc/intel/apollolake: Consolidate ISH enabling
Andrey Petrov
2016-07-08
soc/intel/apollolake: Include gpio_defs header
Harsha Priya
2016-07-02
soc/apollolake: Allow enable/disable of LPSS S0ix from devicetree
Saurabh Satija
2016-07-02
soc/intel/apollolake: Add GPE routing code
Shaunak Saha
2016-07-02
soc/intel/apollolake: Add support for LPSS I2C driver
Duncan Laurie
2016-06-09
soc/intel/apollolake: Add EMMC DLL API
Zhao, Lijian
2016-05-26
soc/apollolake: Add ish_enable in soc_intel_apollolake_config
Hannah Williams
2016-05-06
soc/apollolake/lpc: Allow configuring SERIRQ via devicetree
Alexandru Gagniuc
2016-05-06
Revert "soc/intel/apollolake: Enable LPC bus interface"
Alexandru Gagniuc
2016-04-28
soc/intel/apollolake: Enable LPC bus interface
Andrey Petrov
2016-04-14
soc/intel: Update license headers
Martin Roth
2016-03-10
soc/intel/apollolake: Add chip initialization
Andrey Petrov