index
:
coreboot.git
macbookair5_2
macbookpro10_1
master
mbp101_medisable
mbp101_medisable_1
mbp82
my copy of coreboot
gitea
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
alderlake
/
me.c
Age
Commit message (
Expand
)
Author
2020-10-03
soc/intel/alderlake/ramstage: Do initial SoC commit till ramstage
Subrata Banik
