index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
alderlake
/
chip.c
Age
Commit message (
Expand
)
Author
2022-01-31
soc/intel/adl: Update devicetree based on remapping for TBT PCIe
MAULIK V VAGHELA
2022-01-06
soc/intel/alderlake: Add minimal ACPI support for PEG ports
Tim Wawrzynczak
2021-09-16
soc/intel/alderlake: Add igd device
Wisley Chen
2021-07-20
soc/intel/alderlake: Add support for I2C6 and I2C7
Varshit B Pandya
2021-06-29
soc/intel/alderlake: Enable support for common IRQ block
Tim Wawrzynczak
2021-04-21
soc/intel: Replace open-coded buffer length calculation
Angel Pons
2021-03-27
soc/intel: Rename and move MISCCFG_GPIO_PM_CONFIG_BITS definition to soc/gpio.h
Subrata Banik
2021-02-24
soc/intel/{adl,jsl,ehl,tgl}: Remove ITSS polarity restore
Aamir Bohra
2021-02-09
soc/amd,intel: Drop s3_resume parameter on FSP-S functions
Kyösti Mälkki
2021-01-18
soc/intel/alderlake: Update PCH and CPU PCIe RP table
Eric Lai
2020-12-30
soc/intel: hook up new gpio device in the soc chips
Michael Niewöhner
2020-10-03
soc/intel/alderlake/ramstage: Do initial SoC commit till ramstage
Subrata Banik