index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
gitea
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
imgtec
/
pistachio
Age
Commit message (
Expand
)
Author
2015-04-14
CBFS: Automate ROM image layout and remove hardcoded offsets
Julius Werner
2015-04-13
spi: support controllers with limited transfer size capabilities
Vadim Bendebury
2015-04-13
urara: add support for DMA coherent memory area
Ionela Voinescu
2015-04-13
pistachio: increase the size of romstage to 36K
Ionela Voinescu
2015-04-09
pistachio: add timer frequency for SOC; correct platform ID
Ionela Voinescu
2015-04-09
pistachio: add SOC descriptor
Vadim Bendebury
2015-04-09
pistachio: modify memory layout
Vadim Bendebury
2015-04-09
pistachio: set correct CBMEM top address
Vadim Bendebury
2015-04-09
pistachio: allow more room for bootblock
Vadim Bendebury
2015-04-09
pistachio: implement timer support
Vadim Bendebury
2015-04-07
pistachio: Change all SoC headers to <soc/headername.h> system
Julius Werner
2015-04-06
New mechanism to define SRAM/memory map with automatic bounds checking
Julius Werner
2015-04-02
pistachio: add gpio type definition
Vadim Bendebury
2015-04-02
urara: Fix CBFS header definitions
Vadim Bendebury
2015-03-30
imgtec/pistachio: Bring uart driver to modern standards
Patrick Georgi
2015-03-28
pistachio: don't open code ramstage loading
Aaron Durbin
2015-03-27
soc/imgtec/pistachio: Add IMGTEC SPI controller driver
Ionela Voinescu
2015-03-27
urara: use proper SOC name
Vadim Bendebury