index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
imgtec
/
pistachio
/
uart.c
Age
Commit message (
Expand
)
Author
2019-10-27
src/soc: change "unsigned" to "unsigned int"
Martin Roth
2019-09-19
cpu,mb,soc: Init missing lb_serial struct fields
Jacob Garber
2019-08-20
arch/non-x86: Remove use of __PRE_RAM__
Kyösti Mälkki
2019-03-22
arch/mips: Fix <arch/mmio.h> prototypes
Kyösti Mälkki
2019-03-04
device/mmio.h: Add include file for MMIO ops
Kyösti Mälkki
2018-11-16
src: Remove unneeded include <console/console.h>
Elyes HAOUAS
2018-02-21
driver/uart: Introduce a way for mainboard to override the baudrate
Julien Viard de Galbert
2017-09-23
mb/*/*: Remove rtc nvram configurable baud rate
Arthur Heymans
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2015-04-17
pistachio: Move console UART to a Kconfig variable
David Hendricks
2015-04-17
pistachio: report UART register width
Vadim Bendebury
2015-04-17
uart: pass register width in the coreboot table
Vadim Bendebury
2015-04-14
pistachio: Use 1.8433179 MHz for UART refclk
David Hendricks
2015-03-30
imgtec/pistachio: Bring uart driver to modern standards
Patrick Georgi
2015-03-27
urara: use proper SOC name
Vadim Bendebury